參數(shù)資料
型號: AZP92
廠商: Electronic Theatre Controls, Inc.
英文描述: ECL/PECL ±1, ±2 Clock Generation Chip with Selectable Enable
中文描述: ECL / PECL的± 1,± 2代芯片的時鐘可選啟用
文件頁數(shù): 2/7頁
文件大?。?/td> 127K
代理商: AZP92
AZP92
January 2006 REV - 1
www.azmicrotek.com
2
TIMING DIAGRAM
SIGNAL DESCRIPTION
PIN/PAD
D/D
Data Inputs
Q/Q
Data Outputs
V
BB
Reference Voltage Output
BIAS
Input Bias Return
EN
Enable/Reset Input
EN-SEL
Enable Logic Select
DIV-SEL
Divide Ratio Select
V
EE
Negative Supply
V
CC
Positive Supply
FUNCTION
ENABLE TRUTH TABLE
EN
CMOS Low or V
EE
CMOS High, V
CC
or NC
CMOS Low, V
EE
or NC
CMOS High or V
CC
PECL Low, V
EE
or NC
PECL High or V
CC
EN-SEL
NC
NC
V
EE
V
EE
20k
Ω
to V
EE
20k
Ω
to V
EE
Q
Q
Low
Data
Low
Data
Data
Low
High
Data
High
Data
Data
High
Q
D
(EN-SEL CONNECTED TO
V
EE
VIA 20k RESISTOR)
(EN-SEL OPEN OR
CONNECTED TO V
EE
)
EN
(PECL)
(CMOS)
(DIV-SEL
CONNECTED
TO V
EE
)
(DIV-SEL
OPEN)
EN
Q
DIVIDE TRUTH TABLE
DIV-SEL
DIVIDE
RATIO
÷1
÷2
NC
V
EE
1
DIV-SEL connection must
be
1
Ω
.
1
相關(guān)PDF資料
PDF描述
AZP92NAG ECL/PECL ±1, ±2 Clock Generation Chip with Selectable Enable
AZP92X ECL/PECL ±1, ±2 Clock Generation Chip with Selectable Enable
C-1001E SINGLE DIGIT DISPLAY
C-1001G SINGLE DIGIT DISPLAY
C-1001H SINGLE DIGIT DISPLAY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AZP92_09 制造商:AZM 制造商全稱:AZM 功能描述:ECL/PECL ÷1, ÷2 Clock Generation Chip with Selectable Enable
AZP92_12 制造商:AZM 制造商全稱:AZM 功能描述:PECL/ECL ÷1, ÷2 Clock Generation Chip with Selectable Enable
AZP92_1308 制造商:AZM 制造商全稱:AZM 功能描述:PECL/ECL ?·1, ?·2 Clock Generation Chip with Selectable Enable
AZP92NAG 制造商:AZM 制造商全稱:AZM 功能描述:ECL/PECL ±1, ±2 Clock Generation Chip with Selectable Enable
AZP92X 制造商:AZM 制造商全稱:AZM 功能描述:ECL/PECL ±1, ±2 Clock Generation Chip with Selectable Enable