- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄295161 > BQ3285ESSN (TEXAS INSTRUMENTS INC) 1 TIMER(S), REAL TIME CLOCK, PDSO24 PDF資料下載
參數(shù)資料
| 型號(hào)： | BQ3285ESSN |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | XO, clock |
| 英文描述： | 1 TIMER(S), REAL TIME CLOCK, PDSO24 |
| 封裝： | SSOP-24 |
| 文件頁數(shù)： | 35/37頁 |
| 文件大?。?/td> | 1438K |
| 代理商： | BQ3285ESSN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁
Periodic Interrupt
The mux output used to drive the SQW output also
drives the interrupt-generation circuitry. If the periodic
interrupt event is enabled by writinga1tothe periodic
interrupt enable bit (PIE) in register C, an interrupt re-
quest is generated once every 122
s to 500ms. The pe-
riod between interrupts is selected by the same bits in
register A that select the square wave frequency (see Ta-
ble 3). Setting OSC2–OSC0 in register A to 011 does not
affect the periodic interrupt timing.
Alarm Interrupt
The alarm interrupt is active in battery-backup mode,
providing a “wake-up” capability. During each update
cycle, the RTC compares the hours, minutes, and sec-
onds bytes with the three corresponding alarm bytes. If
a match of all bytes is found, the alarm interrupt event
flag bit, AF in register C, is set to 1. If the alarm event
is enabled, an interrupt request is generated.
An alarm byte may be removed from the comparison by
setting it to a “don’t care” state. An alarm byte is set to
a “don’t care” state by writinga1toeachofitstwo
most-significant bits. A “don’t care” state may be used to
select the frequency of alarm interrupt events as follows:
n
If none of the three alarm bytes is “don’t care,” the
frequency is once per day, when hours, minutes, and
seconds match.
n
If only the hour alarm byte is “don’t care,” the
frequency is once per hour, when minutes and
seconds match.
n
If only the hour and minute alarm bytes are “don’t
care,” the frequency is once per minute, when seconds
match.
n
If the hour, minute, and second alarm bytes are
“don’t care,” the frequency is once per second.
Update Cycle Interrupt
The update cycle ended flag bit (UF) in register C is set to
a 1 at the end of an update cycle. If the update interrupt
enable bit (UIE) of register B is 1, and the update transfer
inhibit bit (UTI) in register B is 0, then an interrupt request
is generated at the end of each update cycle.
Accessing RTC bytes
The EXTRAM pin must be low to access the RTC regis-
ters. Time and calendar bytes read during an update
cycle may be in error. Three methods to access the time
and calendar bytes without ambiguity are:
n
Enable
the
update
interrupt
event
to
generate
interrupt requests at the end of the update cycle. The
interrupt handler has a maximum of 999ms to access
the clock bytes before the next update cycle begins (see
Figure 3).
n
Poll the update-in-progress bit (UIP) in register A. If
UIP = 0, the polling routine has a minimum of tBUC
time to access the clock bytes (see Figure 3).
n
Use
the
periodic
interrupt
event
to
generate
interrupt requests every tPI time, such that UIP = 1
always occurs between the periodic interrupts. The
interrupt handler has a minimum of
tPI/2+tBUC
time to access the clock bytes (see Figure 3).
Oscillator Control
When power is first applied to the bq3285E/L and VCC is
above VPFD, the internal oscillator and frequency divider
are turned on by writing a 010 pattern to bits 4 through 6
of register A. A pattern of 011 behaves as 010 but addition-
ally transforms register C into a read/write register. This
allows the 32.768kHz output on the square wave pin to be
turned on. A pattern of 11X turns the oscillator on, but
keeps the frequency divider disabled. Any other pattern to
these bits keeps the oscillator off.
7
Figure 3. Update-Ended/Periodic Interrupt Relationship
bq3285E/L
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BQ3285LCSS | 1 TIMER(S), REAL TIME CLOCK, PDSO24 |
| BQ3285ECSS | 1 TIMER(S), REAL TIME CLOCK, PDSO24 |
| BQ4285Q | 1 TIMER(S), REAL TIME CLOCK, PQCC28 |
| BRN1-09P-TA1 | 9 CONTACT(S), MALE, D NANOMINIATURE CONNECTOR, SOLDER, PLUG |
| BRN1-09P-TA2 | 9 CONTACT(S), MALE, D NANOMINIATURE CONNECTOR, SOLDER, PLUG |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BQ3285ESS-N | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| BQ3285ESSTR | 功能描述:實(shí)時(shí)時(shí)鐘 w/242x8 NVSRAM Alarm Wake-up RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| BQ3285ESS-TR1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| BQ3285ESSTRG4 | 功能描述:實(shí)時(shí)時(shí)鐘 w/242x8 NVSRAM Alarm Wake-up RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| BQ3285ESTR | 功能描述:實(shí)時(shí)時(shí)鐘 w/242x8 NVSRAM Alarm Wake-up RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。