參數(shù)資料
型號(hào)： BU-61582F6-171S
廠商： DATA DEVICE CORP
元件分類： 微控制器/微處理器
英文描述： 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDFP70
封裝： CERAMIC, DFP-70
文件頁數(shù)： 34/48頁
文件大小： 378K
代理商： BU-61582F6-171S
4
Data Device Corporation
www.ddc-web.com
BU-61582
G-08/02-250
in.
(mm)
oz
(g)
1.9 X 1.0 X 0.215
(48.26 x 25.4 x 5.46
0.6
(7)
PHYSICAL CHARACTERISTICS
Size
! 70-pin DIP, Flat Pack
J-Lead, Gull Leads
Weight
! 70-pin DIP, Flat Pack
J-Lead, Gull Leads
°C/W
°C
150
+300
4.6
7.2
12
-55
-65
THERMAL
Thermal Resistance, Junction-to-Case,
Hottest Die (
θJC)
! BU-61582X0
! BU-61582X1
! BU-61582X2
! BU-61582X3/X6
Operating Junction Temperature
Storage Temperature
Lead Temperature (soldering, 10 sec.)
s
19.5
23.5
51.5
131
9
2.5
10.5
18.5
22.5
50.5
129.5
668
6.5
17.5
21.5
49.5
128
4
1553 MESSAGE TIMING
Completion of CPU Write (BC Start-
to-Start of Next Message)
BC Intermessage Gap (Note 8)
BC/RT/MT Response Timeout (Note 9)
! 18.5 nominal
! 22.5 nominal
! 50.5 nominal
! 128.0 nominal
Transmitter Watchdog Timeout
RT Response Timeout (Note 11)
UNITS
MAX
TYP
MIN
PARAMETER
TABLE 1. SP’ACE SERIES SPECIFICATIONS (CONT)
TABLE 1 NOTES: Notes 1 through 6 are applicable to the Receiver
Differential Resistance and Differential Capacitance specifications:
(1) Specifications include both transmitter and receiver (tied together
internally).
(2) Measurement of impedance is directly between pins TX/RX A(B)
and TX/RX A(B) of the SP'ACE Series hybrid.
(3) Assuming the connection of all power and ground inputs to the
hybrid.
(4) The specifications are applicable for both unpowered and powered
conditions.
(5) The specifications assume a 2 volt rms balanced, differential, sinu-
soidal input. The applicable frequency range is 75 kHz to 1 MHz.
(6) Minimum resistance and maximum capacitance parameters are
guaranteed, but not tested, over the operating range.
(7) Assumes a common mode voltage within the frequency range of dc
to 2 MHz, applied to pins of the isolation transformer on the stub
side (either direct or transformer coupled), referenced to hybrid
ground. Use a DDC recommended transformer or other transformer
that provides an equivalent minimum CMRR.
(8) Typical value for minimum intermessage gap time. Under software
control, may be lengthened to (65,535 s minus message time), in
increments of 1 s.
INTRODUCTION
DDC’s SP’ACE series of Integrated BC/RT/MT hybrids provide a
complete, flexible interface between a microprocessor and a
MIL-STD-1553A, B Notice 2, McAir, or STANAG 3838 bus,
implementing Bus Controller, Remote Terminal (RT) and Monitor
Terminal (MT) modes. Packaged in a single 1.9 square inch 70-
pin DIP, surface mountable Flat Pack or Gull Lead, the SP’ACE
series
contains
dual
low-power
transceivers
and
encoder/decoders, complete BC/RT/MT multiprotocol logic,
memory management and interrupt logic, 16K X 16 of shared
static RAM and a direct, buffered interface to a host processor
bus.
The BU-61582 contains internal address latches and bidirection-
al data buffers to provide a direct interface to a host processor
bus. The BU-61582 may be interfaced directly to both 16-bit and
8-bit microprocessors in a buffered shared RAM configuration. In
addition, the SP’ACE may connect to a 16-bit processor bus via
a Direct Memory Access (DMA) interface. The BU-61582
includes 16K words of buffered RAM. Alternatively, the SP’ACE
may be interfaced to as much as 64k words of external RAM in
either the shared RAM or DMA configurations.
The SP’ACE RT mode is multiprotocol, supporting MIL-STD-
1553A, MIL-STD-1553B Notice 2, and STANAG 3838 (including
EFAbus).
The memory management scheme for RT mode provides an
option for separation of broadcast data, in compliance with
1553B Notice 2. Both double buffer and circular buffer options
are programmable by subaddress. These features serve to
ensure data consistency and to off-load the host processor for
bulk data transfer applications.
The SP’ACE series implements three monitor modes: a word
monitor, a selective message monitor, and a combined RT/selec-
tive monitor.
Other features include options for automatic retries and pro-
grammable intermessage gap for BC mode, an internal Time Tag
Register, an Interrupt Status Register and internal command ille-
galization for RT mode.
CLOCK INPUT
Frequency
! Nominal Value (programmable)
Default Mode
Option
! Long Term Tolerance
1553A Compliance
1553B Compliance
! Short Term Tolerance,1 second
1553A Compliance
1553B Compliance
! Duty Cycle
16 MHz
12 MHz
MHz
%
0.01
0.1
0.001
0.01
67
60
16.0
12.0
33
40
TABLE 1 NOTES (cont)
(9) Software programmable (4 options). Includes RT-to-RT Timeout
(Mid-Parity of Transmit Command to Mid-Sync of Transmitting RT
Status).
(10) For both +5 V logic and transceiver. +5 V for channels A and B.
(11) Measured from mid-parity crossing of Command Word to mid-sync
crossing of RT's Status Word.
相關(guān)PDF資料
PDF描述
BU-61582F6-180L 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDFP70
BU-61582F6-301S 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDFP70
BU-61582F6-461 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDFP70
BU-61582F6-481L 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDFP70
BU-61582F6-501Z 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDFP70
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BU-61585 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MIL-STD-1553 Components |ACE
BU-61586 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MIL-STD-1553 Components |ACE
BU61586V6-300 制造商:DDC 功能描述:MIL-STD-1553/ARINC BUS CONTROLLER/RTU, 70 Pin, Flat Pack
BU-61588 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MINIATURE ADVANCED COMMUNICATION ENGINE (MINI-ACE) AND MINI-ACE PLUS
BU-61588F0 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MINIATURE ADVANCED COMMUNICATION ENGINE (MINI-ACE) AND MINI-ACE PLUS
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*