- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223464 > BU-61845G4-192S (DATA DEVICE CORP) 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, MQFP72 PDF資料下載
參數(shù)資料
| 型號： | BU-61845G4-192S |
| 廠商： | DATA DEVICE CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, MQFP72 |
| 封裝： | GULL WING, PACKAGE-72 |
| 文件頁數(shù)： | 30/56頁 |
| 文件大?。?/td> | 321K |
| 代理商： | BU-61845G4-192S |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
36
CLOCK IN
VALID
t7
t3
t8
t11
t13
t15
VALID
t10
t4
t9
t12
t19
;
;;
VALID
t16
t17
SELECT
(Note 2,7)
(Note 2)
(Note 3,4,7)
(Note 4,5)
STRBD
MEM/REG
RD/WR
IOEN
(Note 2,6)
(Note 6)
(Note 7,8,9)
READYD
A15-A0
D15-D0
;
;;
;;;
;;
t5
t1
t2
t6
t14
t18
FIGURE 13. CPU READING RAM / REGISTER (16-BIT BUFFERED, NONZERO WAIT)
NOTES:
1.
For the 16-bit buffered nonzero wait configuration,
must be connected to logic "0".
and
must be connected to logic "1". The inputs TRIGGER_SEL and MSB/LSB may be connected to either +5V or ground.
2.
and
may be tied together.
goes low on the first rising CLK edge when
is sampled low (satisfying t1)
and the Enhanced Mini-ACE's protocol/memory management logic is not accessing the internal RAM. When this occurs,
goes low, start-
ing the transfer cycle. After
goes low,
may be released high.
3.
must be presented high for memory access, low for register access.
4.
and
are buffered transparently until the first falling edge of CLK after
goes low. After this CLK edge,
and
become latched internally.
5.
The logic sense for
in the diagram assumes that POLARITY_SEL is connected to logic "1." If POLARITY_SEL is connected to logic "0,"
must be asserted low to read.
6.
The timing for
,
and D15-D0 assumes a 50 pf load. For loading above 50 pf, the validity of
,
, and D15-D0 is
delayed by an additional 0.14 ns/pf typ, 0.28 ns/pf max.
7.
The timing for A15-A0,
and
assumes that ADDR-LAT is connected to logic "1." Refer to Address Latch timing for additional
details.
8.
The address bus A15-A0 is internally buffered transparently until the first rising edge of CLK after
goes low. After this CLK edge, A15-A0
become latched internally.
9.
Setup time given for use in worst case timing calculations. None of the Enhanced Mini-ACE input signals are required to be synchronized to the
system clock. When
and
do not meet the setup time of t1, but occur during the setup window of an internal flip-flop, an addi-
tional clock cycle will be inserted between the falling clock edge that latches
and
and the rising clock edge that latches the
Address (A15-A0). When this occurs, the delay from
falling to
falling (t11) increases by one clock cycle and the address hold
time (t10) must be increased be one clock cycle.
READYD
IOEN
WR
/
RD
REG
/
MEM
STRBD
SELECT
IOEN
SELECT
REG
/
MEM
READYD
IOEN
READYD
IOEN
WR
/
RD
WR
/
RD
WR
/
RD
REG
/
MEM
IOEN
WR
/
RD
REG
/
MEM
REG
/
MEM
SELECT
IOEN
STRBD
SELECT
IOEN
STRBD
SELECT
8
/
16
/
DTREQ
WAIT
ZERO
BUFFERED
/
T
TRANSPAREN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BU-61864G4-122Y | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, MQFP72 |
| BU-61865F4-192 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61865G4-162K | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, MQFP72 |
| BU-61745G4 | 2 CHANNEL(S), MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61843F3 | 2 CHANNEL(S), MIL-STD-1553 CONTROLLER, CQFP72 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BU-61860B3NEW | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MIL-STD-1553 Components |μ-ACE (Micro-ACE?) |
| BU-61864 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MIL-STD-1553 Components |Enhanced Mini-ACE? |
| BU-61864F3-100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| BU-61864F3-110 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| BU-61864F4-100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。