- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄166583 > BU-61845G4-470Y (DATA DEVICE CORP) 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 PDF資料下載
參數(shù)資料
| 型號(hào)： | BU-61845G4-470Y |
| 廠商： | DATA DEVICE CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| 封裝： | 25.40 X 25.40 MM, 2.54 MM HEIGHT, CERAMIC, QFP-72 |
| 文件頁(yè)數(shù)： | 41/60頁(yè) |
| 文件大?。?/td> | 457K |
| 代理商： | BU-61845G4-470Y |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)當(dāng)前第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)
46
Data Device Corporation
www.ddc-web.com
BU-6174X/6184X/6186X
F-10/02-300
A11
3
Lower 12 bits of 16-bit bi-directional address bus. In both the
buffered and transparent modes, the host CPU accesses the
Enhanced Mini-ACE/-ACE registers and internal RAM by means
of A11 - A0 (4K version). For the 64K versions, A15 - A12 are also
used for this purpose.
In buffered mode, A12-A0 (or A15-A0) are inputs only. In the trans-
parent mode, A12-A0 (or A15-A0) are inputs during CPU accesses
and become outputs, driving outward (towards the CPU) when the
1553 protocol/memory management logic accesses up to 64K
words of external RAM.
In transparent mode, the address bus is driven outward only when
the signal DTACK is low (indicating that the Enhanced Mini-ACE/-
ACE has control of the RAM interface bus) and IOEN is high, indi-
cating a non-host access. Most of the time, including immediately
after power turn-on, A12-A0 (or A15-A0) will be in high impedance
(input) state.
B7
A10
4
A6
A9
69
B6
A8
6
B5
A7
11
A5
A6
22
A4
A5
68
B4
A4
9
A3
10
B3
A2
12
A2
A1
27
B1
A0 (LSB)
15
A1
TABLE 50. PROCESSOR ADDRESS BUS (CONT.)
SIGNAL NAME
DESCRIPTION
BU-6186XFX/GX
BU-6184XFX/GX
BU-6174XFX/GX
BALL
PIN
4K RAM
64K RAM
BU-61860BX
BU-61840BX
BU-61740BX
A12 / RTBOOT
70
For BU-6186X (64K RAM versions), this signal is always config-
ured as address line A12. Refer to the description for A11-A0
below.
For BU-6184X/6174X (4K RAM versions), if UPADDREN is con-
nected to logic "1", this signal operates as A12.
For BU-6184X/6174X (4K RAM versions), if UPADDREN is con-
nected to logic "0", then this signal functions as RTBOOT.If
RTBOOT is connected to logic "0", the Enhanced Mini-ACE/-ACE
will initialize in RT mode with the Busy status word bit set following
power turn-on. If RTBOOT hardwired to logic "1", the Enhanced
Mini-ACE/-ACE will initialize in either Idle mode (for an RT-only
part), or in BC mode (for a BC/RT/MT part).
A7
A12
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BU-61845G4-470Z | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61845G4-480Q | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61845G4-480W | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61845G4-490L | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61845G4-490Y | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BU-61860B3NEW | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MIL-STD-1553 Components |μ-ACE (Micro-ACE?) |
| BU-61864 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MIL-STD-1553 Components |Enhanced Mini-ACE? |
| BU-61864F3-100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| BU-61864F3-110 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| BU-61864F4-100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。