參數(shù)資料
型號: BU-62743G3-400Y
廠商: DATA DEVICE CORP
元件分類: 微控制器/微處理器
英文描述: 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72
封裝: 1 INCH, CERAMIC, QFP-72
文件頁數(shù): 79/99頁
文件大?。?/td> 578K
代理商: BU-62743G3-400Y
Data Device Corporation
62743_pre7_noSA-DB.DOC
www.ddc-web.com
8-07-02
80
Figure 16 illustrates the process of reading an ACE memory (BAR0) or ACE
register (BAR1 00-FCh) location. The actual read shown is that of a single word
read, due to the ~600 nS response time shown, see following text and timing
formula tables. If the write FIFO is empty and there isn’t a previous Delayed Read
Request (DRR) pending, a read from these locations enques a DRR, which is then
processed by the PACE. If either of these conditions is true, the PACE will respond
with a Retry, but will not enque any new DRR.
The PACE responds to the first read with a Retry. By PCI rules the master must
repeat the same exact request until it completes. This is shown by the master’s
second read attempt, which also produces a Retry. Each repeated read request
from the master will be target terminated with a Retry until the data from the
enqued DRR is present in the PACE’s PCI interface. The successful completion is
shown at the third read request, which produces a Disconnect with Data.
This process applies to any memory read from legal address space OTHER than
the PCI-ACE interface registers at BAR1 offset 800-81Ch.
Note that one of the conditions for enquing a DRR is that the write FIFO must be
empty. For efficient use of PCI bus bandwidth, the driver software should be
written such that it checks the FIFO condition (BAR1 800-81CH registers are
directly readable, bypassing the DRR mechanism) before reading from the other
PACE locations. If the FIFO is not empty (BAR1 800h bit 30 is the FIFO not
empty flag) and a read is attempted, the bus master will be using PCI bandwidth
repeating the read request while the FIFO empties, BEFORE the read request is
actually enqued as a DRR.
When reading ACE memory (BAR0), any combination of byte enables is
supported, but the PACE will drive the entire word onto the AD lines when only a
single byte enable in the word is asserted.
When reading ACE registers (BAR 00-FCh), byte enable combinations where
only a single byte within a word is requested will cause the PACE to terminate
the transaction with a target abort. The PACE will drive all zeros onto the AD
lines if only the upper word byte enables or no byte enables are asserted.
With relation to actual timing, PCI double word reads of ACE memory (BAR0) will
take longer to complete than single word ACE memory reads because the
internal ACE memory data path is 16 bits wide. In addition, read cycles will take
longer to complete with slower ACE clocks. See Table 63 for min/max formulas
for calculating completion time for the various types of reads.
相關(guān)PDF資料
PDF描述
BU-62743G3-440Q 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72
BU-62743G3-450Q 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72
BU-62743G3-460Q 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72
BU-62743G3-472W 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72
BU-62743G3-492L 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BU-62843 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MIL-STD-1553 Components |PCI-Enhanced Mini-ACE?
BU-62864 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MIL-STD-1553 Components |PCI-Enhanced Mini-ACE?
BU-62-9 功能描述:測試電夾 INSULATOR FOR 60 SERIES WHITE RoHS:否 制造商:Pomona Electronics 類型:Minigrabber clip 顏色:Black
BU-62-BLU 制造商:Mueller Electric Company 功能描述:Cable Accessories Insulator Vinyl Blue
BU-62S-0 功能描述:INSULATOR FOR BU-60 SERIES BLK 制造商:mueller electric co 系列:BU 零件狀態(tài):有效 類型:測試夾,引線,探針 配件類型:絕緣體,黑色 配套使用產(chǎn)品/相關(guān)產(chǎn)品:鱷魚夾:BU-60,BU-60C,BU-60CS,BU-60PR2,BU-60S,BU-60TBO,BU-60U,BU-60X,BU-61 規(guī)格:- 標準包裝:1