參數(shù)資料
型號: BU-65170G3-110Z
廠商: DATA DEVICE CORP
元件分類: 微控制器/微處理器
英文描述: 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70
封裝: GULLWING PACKAGE-70
文件頁數(shù): 15/44頁
文件大?。?/td> 563K
代理商: BU-65170G3-110Z
22
Data Device Corporation
www.ddc-web.com
BU-65170/61580/61585
H1 web-09/02-0
FIGURE 9. 16-BIT BUFFERED MODE
HOST
ACE
55
55
8
7
5
4
1
2
3
CH. A
TX/RXA
55
55
8
7
5
4
1
2
3
CH. B
TX/RXB
RTAD4-RTAD0
RT
ADDRESS,
PARITY
RTADP
D15-D0
+5V
+15V
CLK IN
16 MHz
CLOCK
OSCILLATOR
N/C
POLARITY_SEL
(NOTE 2)
ZERO_WAIT
(NOTE 3)
ADDRESS
DECODER
SELECT
MEM/REG
RD/WR
STRBD
READYD
TAG_CLK
RD/WR
CPU STROBE
CPU ACKNOWLEDGE
(NOTE 4)
RESET
NOTES:
+5V
MSTCLR
SSFLAG/EXT_TRIG
INT
CPU INTERRUPT REQUEST
3. ZERO_WAIT SHOULD BE STRAPPED TO
LOGIC "1" FOR NON-ZERO WAIT INTERFACE
AND TO LOGIC "0" FOR ZERO WAIT INTERFACE.
4. CPU ACKNOWLEDGE PROCESSOR INPUT ONLY
FOR NON-ZERO WAIT TYPE OF INTERFACE.
1. CPU ADDRESS LATCH SIGNAL PROVIDED BY
PROCESSORS WITH MULTIPLEXED ADDRESS/DATA
BUSES.
2. IF POLARITY_SEL = "1", RD/WR IS HIGH TO READ,
LOW TO WRITE.
IF POLARITY_SEL = "0", RD/WR IS LOW TO READ,
HIGH TO WRITE.
A15-A12
A11-A0
N/C
ADDR_LAT
TRANSPARENT/BUFFERED
CPU ADDRESS LATCH (NOTE 1)
+5V
16/8_BIT
TRIGGER_SEL
MSB/LSB
+5V
* Additional address lines A12 and A13 are required with the BU-61585.
相關(guān)PDF資料
PDF描述
BU-65170G3-160 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70
BU-65170G3-440K 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70
BU-65170G3-452Y 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70
BU-65170G3-462Y 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70
BU-65170G6-200S 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDSO70
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BU65170G5-100 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC
BU65170G5-110 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC
BU65170G5-120 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC
BU65170G5-200 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC
BU65170G5-300 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC