- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378429 > C164SV (INFINEON TECHNOLOGIES AG) 16-Bit Single-Chip Microcontroller PDF資料下載
參數(shù)資料
| 型號： | C164SV |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | 16-Bit Single-Chip Microcontroller |
| 中文描述： | 16位單片機 |
| 文件頁數(shù)： | 51/65頁 |
| 文件大?。?/td> | 648K |
| 代理商： | C164SV |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當前第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁
C164SV
Data Sheet
47
V1.0, 2003-04
Preliminary
Due to this adaptation to the input clock the frequency of
f
CPU
is constantly adjusted so
it is locked to
f
OSC
. The slight variation causes a jitter of
f
CPU
which also effects the
duration of individual TCLs.
The timings listed in the AC Characteristics that refer to TCLs therefore must be
calculated using the minimum TCL that is possible under the respective circumstances.
The actual minimum value for TCL depends on the jitter of the PLL. As the PLL is
constantly adjusting its output frequency so it corresponds to the applied input frequency
(crystal or oscillator) the relative deviation for periods of more than one TCL is lower than
for one single TCL (see formula and
Figure 11
).
For a period of
N
×
TCL the minimum value is computed using the corresponding
deviation D
N
:
(
N
×
TCL)
min
=
N
×
TCL
NOM
- D
N
; D
N
[ns] =
±
(13.3 +
N
×
6.3)/
f
CPU
[MHz],
where
N
= number of consecutive TCLs and 1
≤
N
≤
40.
So for a period of 3 TCLs @ 25 MHz (i.e.
N
= 3): D
3
= (13.3 +
3
×
6.3)/25 = 1.288 ns,
and (3TCL)
min
= 3TCL
NOM
- 1.288 ns = 58.7 ns (@
f
CPU
= 25 MHz).
This is especially important for bus cycles using waitstates and e.g. for the operation of
timers, serial interfaces, etc. For all slower operations and longer periods (e.g. pulse train
generation or measurement, lower baudrates, etc.) the deviation caused by the PLL jitter
is neglectible.
Note: For all periods longer than 40 TCL the N = 40 value can be used (see
Figure 11
).
Figure 11
Approximated Maximum Accumulated PLL Jitter
MCD04455
N
Max. jitter
D
N
±1
±10
±20
±30
ns
±26.5
1
10
20
40
This approximated formula is valid for
1
N
<
f
CPU
<
10 MHz
16 MHz
20 MHz
25 MHz
30
<
<
相關PDF資料 |
PDF描述 |
|---|---|
| C1658 | Approved for use with Conexant ADSL Chip Set Meets requirements of IEC950 for supplementary insulation, 250V working voltage |
| C165H | EMBEDDED C166 WITH USART IOM-2 AND HDLC SUPPORT |
| C165UTAH | EMBEDDED C166 WITH USART IOM-2 AND HDLC SUPPORT |
| C165 | 16-Bit Single-Chip Microcontroller |
| C165 | C16x-Family of High-Performance CMOS 16-Bit Microcontrollers |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| C164-WH088 | 制造商:Alpha Wire 功能描述: |
| C165 | 制造商:Datak Corporation 功能描述: |
| C165_96 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16-Bit CMOS Single-Chip Microcontrollers |
| C-165034-EE | 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:None |
| C-165051-10-9 | 制造商:TE Connectivity 功能描述:4-1200610-8,A73618-000 |
發(fā)布緊急采購，3分鐘左右您將得到回復。