- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378432 > C517A (SIEMENS AG) 8-Bit CMOS Microcontroller PDF資料下載
參數(shù)資料
| 型號： | C517A |
| 廠商： | SIEMENS AG |
| 元件分類： | 8位微控制器 |
| 英文描述： | 8-Bit CMOS Microcontroller |
| 中文描述： | 8位CMOS微控制器 |
| 文件頁數(shù)： | 50/72頁 |
| 文件大?。?/td> | 845K |
| 代理商： | C517A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當(dāng)前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
C517A
Semiconductor Group
48
Fail Save Mechanisms
The C517A offers enhanced fail safe mechanisms, which allow an automatic recovery from
software upset or hardware failure :
– a programmable watchdog timer (WDT), with variable time-out period from 512
μ
s up to
approx. 1.1 s at 12 MHz. (256
μ
s up to approx. 0.65 s at 24 MHz)
– an oscillator watchdog (OWD) which monitors the on-chip oscillator and forces the
microcontroller into reset state in case the on-chip oscillator fails; it also provides the clock for
a fast internal reset after power-on.
The watchdog timer in the C517A is a 15-bit timer, which is incremented by a count rate of
f
OSC
/24
up to
f
OSC
/384. The system clock of the C517A is divided by two prescalers, a divide-by-two and a
divide-by-16 prescaler. For programming of the watchdog timer overflow rate, the upper 7 bit of the
watchdog timer can be written.
Figure 24
shows the block diagram of the watchdog timer unit.
Figure 24
Block Diagram of the Watchdog Timer
The watchdog timer can be started by software (bit SWDT) or by hardware through pin PE/SWD,
but it cannot be stopped during active mode of the C517A. If the software fails to refresh the running
watchdog timer an internal reset will be initiated on watchdog timer overflow. For refreshing of the
watchdog timer the content of the SFR WDTREL is transfered to the upper 7-bit of the watchdog
timer. The refresh sequence consists of two consequtive instructions which set the bits WDT and
SWDT each. The reset cause (external reset or reset caused by the watchdog) can be examined
by software (flag WDTS). It must be noted, however, that the watchdog timer is halted during the
idle mode and power down mode of the processor.
MCB03250
IP0 (A9H
-
OSC
f
WDTS
-
-
-
-
-
-
2
16
14
0
7
8
WDTL
WDTH
/12
External HW Reset
External HW Power-Down
PE/SWD
Control Logic
IEN0 (A8 )H
IEN1 (B8 )H
6
7
0
WDT Reset-Request
WDTPSEL
WDTREL (86H
-
WDT
-
-
-
-
-
-
-
SWDT
-
-
-
-
-
-
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| C5259F505SV050100A1 | 5x7 ceramic oscillator |
| C5259 | 5x7 ceramic oscillator |
| C5259C104SV033100A1 | 5x7 ceramic oscillator |
| C5259C104SV033200A1 | 5x7 ceramic oscillator |
| C5259C104SV03350A1 | 5x7 ceramic oscillator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| C517A_99 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Microcontroller |
| C517S-3A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Fuse |
| C518 | 制造商:COOPER 制造商全稱:Cooper Bussmann, Inc. 功能描述:PCB & Small Dimension Fuses |
| C518-.1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Fuse |
| C518-.125 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Fuse |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。