參數(shù)資料
型號(hào): C8051F010R
廠商: Silicon Laboratories Inc
文件頁(yè)數(shù): 6/171頁(yè)
文件大小: 0K
描述: IC 8051 MCU 32K FLASH 64TQFP
標(biāo)準(zhǔn)包裝: 1
系列: C8051F01x
核心處理器: 8051
芯體尺寸: 8-位
速度: 20MHz
連通性: SMBus(2 線/I²C),SPI,UART/USART
外圍設(shè)備: 欠壓檢測(cè)/復(fù)位,POR,PWM,溫度傳感器,WDT
輸入/輸出數(shù): 32
程序存儲(chǔ)器容量: 32KB(32K x 8)
程序存儲(chǔ)器類型: 閃存
RAM 容量: 256 x 8
電壓 - 電源 (Vcc/Vdd): 2.7 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 8x10b; D/A 2x12b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 64-TQFP
包裝: 剪切帶 (CT)
其它名稱: 336-1005-1
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)
C8051F000/1/2/5/6/7
C8051F010/1/2/5/6/7
15. PORT INPUT/OUTPUT
The MCUs have a wide array of digital resources, which are available through four digital I/O ports, P0, P1, P2 and
P3. Each of the pins on Ports 0, 1, and 2 can be defined as either its corresponding port I/O or one of the internal
digital resources assigned as shown in Figure 15.1. The designer has complete control over which functions are
assigned, limited only by the number of physical I/O pins available on the selected package (the
C8051F000/05/10/15 have all four ports pinned out, the F001/06/11/16 have P0 and P1, and the F002/07/12/17
have P0). This resource assignment flexibility is achieved through the use of a Priority CrossBar Decoder. (Note
that the state of a Port I/O pin can always be read in the corresponding Port latch regardless of the Crossbar
settings).
The CrossBar assigns the selected internal digital resources to the I/O pins based on the Priority Decode Table 15.1.
The registers XBR0, XBR1, and XBR2, defined in Figure 15.3, Figure 15.4, and Figure 15.5 are used to select an
internal digital function or let an I/O pin default to being a Port I/O. The crossbar functions identically for each
MCU, with the caveat that P2 is not pinned out on the F001/06/11/16, and both P1 and P2 are not pinned out on the
F002/07/12/17. Digital resources assigned to port pins that are not pinned out cannot be accessed.
All Port I/Os are 5V tolerant (Refer to Figure 15.2 for the port cell circuit.) The Port I/O cells are configured as
either push-pull or open-drain in the Port Configuration Registers (PRT0CF, PRT1CF, PRT2CF, PRT3CF).
Complete Electrical Specifications for Port I/O are given in Table 15.2.
15.1.
Priority Cross Bar Decoder
One of the design goals of this MCU family was to make the entire palette of digital resources available to the
designer even on reduced pin count packages. The Priority CrossBar Decoder provides an elegant solution to the
problem of connecting the internal digital resources to the physical I/O pins.
The Priority CrossBar Decode (Table 15.1) assigns a priority to each I/O function, starting at the top with the
SMBus. As the table illustrates, when selected, its two signals will be assigned to Pin 0 and 1 of I/O Port 0. The
decoder always fills I/O bits from LSB to MSB starting with Port 0, then Port 1, finishing if necessary with Port 2.
If you choose not to use a resource, the next function down on the table will fill the priority slot. In this way it is
possible to choose only the functions required by the design, making full use of the available I/O pins. Also, any
extra Port I/O are grouped together for more convenient use in application code.
Registers XBR0, XBR1 and XBR2 are used to assign the digital I/O resources to the physical I/O Port pins. It is
important to understand that when the SMBus, SPI Bus, or UART is selected, the crossbar assigns all pins
associated with the selected bus. It would be impossible for instance to assign the RX pin from the UART function
without also assigning the TX function. Standard Port I/Os appear contiguously after the prioritized functions have
been assigned. For example, if you choose functions that take the first 14 Port I/O (P0.[7:0], P1.[5:0]), you would
have 18 Port I/O left unused by the crossbar (P1.[7:6], P2 and P3).
15.2.
Port I/O Initialization
Port I/O initialization is straightforward. Registers XBR0, XBR1 and XBR2 must be loaded with the appropriate
values to select the digital I/O functions required by the design. Setting the XBARE bit in XBR2 to 1 enables the
CrossBar. Until the Crossbar is enabled, the external pins remain as standard Ports in input mode regardless
of the XBRn Register settings. For given XBRn Register settings, one can determine the I/O pin-out using the
Priority Decode Table; as an alternative, the Code Configuration Wizard function of the IDE software will
determine the Port I/O pin-assignments based on the XBRn Register settings.
The output driver characteristics of the I/O pins are defined using the Port Configuration Registers PRT0CF,
PRT1CF, PRT2CF and PRT3CF (see Figure 15.7, Figure 15.9, Figure 15.12, and Figure 15.14). Each Port Output
driver can be configured as either Open Drain or Push-Pull. This is required even for the digital resources selected
in the XBRn registers and is not automatic. The only exception to this is the SMBus (SDA, SCL) and UART
Receive (RX, when in mode 0) pins which are Open-drain regardless of the PRTnCF settings.
When the
WEAKPUD bit in XBR2 is 0, a weak pullup is enabled for all Port I/O configured as open-drain. WEAKPUD does
103
Rev. 1.7
相關(guān)PDF資料
PDF描述
PIC18LF4525-I/ML IC MCU FLASH 24KX16 44QFN
PIC32MX534F064L-I/PT MCU PIC 64KB FLASH 100TQFP
C8051F006R IC 8051 MCU 32K FLASH 48TQFP
DSPIC33FJ128GP804-E/PT IC DSPIC MCU/DSP 128K 44-TQFP
PIC18F2580-I/SO IC PIC MCU FLASH 16KX16 28SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
C8051F010TB 功能描述:開發(fā)板和工具包 - 8051 With C8051F010 MCU RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評(píng)估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓:
C8051F010-TB 功能描述:BOARD PROTOTYPING W/C8051F010 RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 過(guò)時(shí)/停產(chǎn)零件編號(hào) 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:MCU 適用于相關(guān)產(chǎn)品:Freescale MC68HC908LJ/LK(80-QFP ZIF 插口) 所含物品:面板、纜線、軟件、數(shù)據(jù)表和用戶手冊(cè) 其它名稱:520-1035
C8051F011 功能描述:8位微控制器 -MCU 32KB 10ADC RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
C8051F011-GQ 功能描述:8位微控制器 -MCU 32KB 10ADC 48P MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
C8051F011-GQR 功能描述:8位微控制器 -MCU 32KB 10ADC 48Pin MCU Tape and Reel RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT