Page 302
DS007-0.4-NOV02
AdvancedInformation
C8051F060/1/2/3
Update
P4.5, P4.6, P4.7 (respectively) output to pin
78, 80, 82, 84, 86,
88, 90, 92
Update
P5.n output enable to pin (follows P0.n numbering scheme)
79, 81, 83, 85, 87,
89, 91, 93
Update
P5.n output to pin (follows P0.n numbering scheme)
25.1.
Boundary Scan
The DR in the Boundary Scan path is a 126-bit shift register for the C8051F060/2 and a 118-bit shift register for the
C8051F061/3. The Boundary DR provides control and observability of all the device pins as well as the SFR bus and
Weak Pullup feature via the EXTEST and SAMPLE commands.
Table 25.1. Boundary Data Register Bit Definitions (C8051F060/2)
EXTEST provides access to both capture and update actions, while Sample only performs a capture.
Bit
Action
Target
0
Capture
Reset Enable from MCU
Update
Reset Enable to /RST pin
1
Capture
Reset Input from /RST pin
Update
Not used
2
Capture
CAN RX Output Enable to pin
Update
CAN RX Output Enable to pin
3
Capture
CAN RX Input from pin
Update
CAN RX Output to pin
4
Capture
CAN TX Output Enable to pin
Update
CAN TX Output Enable to pin
5
Capture
CAN TX Input from pin
Update
CAN TX Output to pin
6
Capture
External Clock from XTAL1 pin
Update
Not used
7
Capture
Weak Pullup Enable from MCU
Update
Weak Pullup Enable to Port Pins
8, 10, 12, 14, 16, 18,
20, 22
Update
P0.n output enable to pin (e.g. Bit 8 = P0.0oe, Bit 10 = P0.1oe, etc.)
9, 11, 13, 15, 17, 19,
21, 23
Update
P0.n output to pin (e.g. Bit 9 = P0.0, Bit 11 = P0.1, etc.)
24, 26, 28, 30, 32,
34, 36, 38
Update
P1.n output enable to pin (follows P0.n numbering scheme)
25, 27, 29, 31, 33,
35, 37, 39
Update
P1.n output to pin (follows P0.n numbering scheme)
40, 42, 44, 46, 48,
50, 52, 54
Update
P2.n output enable to pin (follows P0.n numbering scheme)
41, 43, 45, 47, 49,
51, 53, 55
Update
P2.n output to pin (follows P0.n numbering scheme)
56, 58, 60, 62, 64,
66, 68, 70
Update
P3.n output enable to pin (follows P0.n numbering scheme)
57, 59, 61, 63, 65,
67, 69, 71
Update
P3.n output to pin (follows P0.n numbering scheme)
72, 74, 76
Capture
P4.5, P4.6, P4.7 (respectively) output enable from MCU
Update
P4.5, P4.6, P4.7 (respectively) output enable to pin
73, 75, 77
Capture
P4.5, P4.6, P4.7 (respectively) input from pin
Capture
P0.n output enable from MCU (e.g. Bit 8 = P0.0, Bit 10 = P0.1, etc.)
Capture
P0.n input from pin (e.g. Bit 9 = P0.0, Bit 11 = P0.1, etc.)
Capture
P1.n output enable from MCU (follows P0.n numbering scheme)
Capture
P1.n input from pin (follows P0.n numbering scheme)
Capture
P2.n output enable from MCU (follows P0.n numbering scheme)
Capture
P2.n input from pin (follows P0.n numbering scheme)
Capture
P3.n output enable from MCU (follows P0.n numbering scheme)
Capture
P3.n input from pin (follows P0.n numbering scheme)
Capture
P5.n output enable from MCU (follows P0.n numbering scheme)
Capture
P5.n input from pin (follows P0.n numbering scheme)