鍨嬭櫉锛� | C8051F410-TB |
寤犲晢锛� | Silicon Laboratories Inc |
鏂囦欢闋佹暩(sh霉)锛� | 147/270闋� |
鏂囦欢澶�?銆�?/td> | 0K |
鎻忚堪锛� | BOARD PROTOTYPING W/C8051F410 |
妯欐簴鍖呰锛� | 1 |
椤炲瀷锛� | MCU |
閬╃敤浜庣浉闂�(gu膩n)鐢�(ch菐n)鍝侊細 | C8051F410 |
鎵€鍚墿鍝侊細 | 鏉� |
鐩搁棞(gu膩n)PDF璩囨枡 |
PDF鎻忚堪 |
---|---|
EBC25DRYS | CONN EDGECARD 50POS DIP .100 SLD |
SDR-80-89 | SCOTCH CODE REFILL # 80-89 |
ECC19DREH-S13 | CONN EDGECARD 38POS .100 EXTEND |
SDR-U | SCOTCH CODE REFILL U |
DM163022 | BOARD DEMO PICDEM-2 PLUS |
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
---|---|
C8051F410-TB-K | 鍔熻兘鎻忚堪:BOARD PROTOTYPING W/C8051F410 鍒堕€犲晢:silicon labs 绯诲垪:- 闆朵欢鐙€鎱�(t脿i):鍦ㄥ敭 鏉块鍨�:瑭曚及骞宠嚭 椤炲瀷:MCU 8-浣� 鏍稿績铏曠悊鍣�:8051 鎿嶄綔绯荤当(t菕ng):- 骞宠嚭:- 閰嶅浣跨敤鐢�(ch菐n)鍝�/鐩搁棞(gu膩n)鐢�(ch菐n)鍝�:C8051F41x 瀹夎椤炲瀷:鍥哄畾 鍏�(n猫i)瀹�:鏉� 妯欐簴鍖呰:1 |
C8051F411 | 鍒堕€犲晢:SILABS 鍒堕€犲晢鍏ㄧū:SILABS 鍔熻兘鎻忚堪:2.0 V, 32/16 kB Flash, smaRTClock, 12-bit ADC |
C8051F411EK | 鍔熻兘鎻忚堪:闁嬬櫦(f膩)鏉垮拰宸ュ叿鍖� - 8051 EVAL KIT FOR C8051F411 RoHS:鍚� 鍒堕€犲晢:Silicon Labs 鐢�(ch菐n)鍝�:Development Kits 宸ュ叿鐢ㄤ簬瑭曚及:C8051F960, Si7005 鏍稿績: 鎺ュ彛椤炲瀷:USB 宸ヤ綔闆绘簮闆诲: |
C8051F411-GM | 鍔熻兘鎻忚堪:8浣嶅井鎺у埗鍣� -MCU 50 MIPS 32KB 12ADC RTCLOCK 28 PIN MCU RoHS:鍚� 鍒堕€犲晢:Silicon Labs 鏍稿績:8051 铏曠悊鍣ㄧ郴鍒�:C8051F39x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:8 bit 鏈€澶ф檪閻橀牷鐜�:50 MHz 绋嬪簭瀛樺劜鍣ㄥぇ灏�:16 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:1.8 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 105 C 灏佽 / 绠遍珨:QFN-20 瀹夎棰ㄦ牸:SMD/SMT |
C8051F411-GMR | 鍔熻兘鎻忚堪:8浣嶅井鎺у埗鍣� -MCU 50 MIPS 32KB 12ADC RTCLOCK 28 PIN MCU RoHS:鍚� 鍒堕€犲晢:Silicon Labs 鏍稿績:8051 铏曠悊鍣ㄧ郴鍒�:C8051F39x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:8 bit 鏈€澶ф檪閻橀牷鐜�:50 MHz 绋嬪簭瀛樺劜鍣ㄥぇ灏�:16 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:1.8 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 105 C 灏佽 / 绠遍珨:QFN-20 瀹夎棰ㄦ牸:SMD/SMT |