- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366631 > CA16A2Fnn CA16-Type 2.5 Gbits/s DWDM Transponder with 16-Channel 155 Mbits/s Multiplexer/Demultiplexer PDF資料下載
參數(shù)資料
| 型號： | CA16A2Fnn |
| 英文描述： | CA16-Type 2.5 Gbits/s DWDM Transponder with 16-Channel 155 Mbits/s Multiplexer/Demultiplexer |
| 中文描述： | CA16型2.5 Gb /秒的DWDM轉(zhuǎn)發(fā)器，16通道155 Mbits /秒復(fù)用器/解復(fù)用器 |
| 文件頁數(shù)： | 23/30頁 |
| 文件大?。?/td> | 464K |
| 代理商： | CA16A2FNN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
23
Agere Systems Inc.
Advance Data Sheet
March 2001
CA16-Type 2.5 Gbits/s DWDM Transponder with
16-Channel 155 Mbits/s Multiplexer/Demultiplexer
Timing Characteristics
(continued)
PHERR/PHINIT
Case 1—PHERR and PHINIT are shorted on the
printed-circuit board:
PHINIT would go high whenever there is a potential tim-
ing mismatch between PC
LK
and PIC
LK
. PHINIT would
remain high as long as the timing mismatch between
PC
LK
and PIC
LK
. If PHINIT is high for more than two
byte clocks, the FIFO will be initialized. PHINIT will ini-
tialize the FIFO two-to-eight byte clocks after it is high
for at least two byte clocks, PHERR (and thus PHINIT)
goes active once the FIFI is initialized.
Case 2—PHERR signal is input to the customer logic
and the customer logic outputs a signal to PHINIT:
Another possible configuration is where the PHERR
signal is input into the customer logic and the customer
logic sends an output to the PHINIT input. However,
the customer logic must ensure that, upon detecting a
high on PHERR, the PHINIT signal remains high for
more than two byte clocks. If PHINIT is high for less
than two byte clocks, the FIFO is not guaranteed to be
initialized. Also, the customer logic must ensure that
PHINIT goes low after the FIFO is initialized (PHERR
goes low).
Figure 9. PHERR/PHINIT Timing
PHERR
PHINIT
PCLK
PICLK
INTERNAL
PCLK
MINIMUM PULSE
WIDTH REQUIRED
TO CENTER
THE FIFO
2 BYTE
CLOCKS
2—8 BYTE CLOCKS
CUSTOMER ASIC SENDS A
MINIMUM PULSE WIDTH OF
2 BYTE CLOCKS UPON DETECTING
A HIGH ON PHERR
FIFO IS INITIALIZED 2—8 BYTE CLOCKS
AFTER PHINIT IS HIGH FOR 2 BYTE CLOCKS
PHERR GOES HIGH ON
DETECTING A FIFO TIMING ERROR
1125(F)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CA16B2Fnn | CA16-Type 2.5 Gbits/s DWDM Transponder with 16-Channel 155 Mbits/s Multiplexer/Demultiplexer |
| CA16C001 | DUAL BINARY TO 1 OF 4 DECODER/DEMULTIPLEXERS |
| CA16C001CN84 | 8-STAGE STATIC SHIFT REGISTERS |
| CA16C001-CN | DIFFERENTIAL 4 CHANNLE ANALOG MULTIPLEXER DEMULTIPLEXER |
| CA20C03A10EN | Low voltage CMOS single Schmitt inverter with 5 V tolerant input |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CA16B | 制造商:Datak Corporation 功能描述: |
| CA16B2CAA | 制造商:AGERE 制造商全稱:AGERE 功能描述:CA16-Type 2.5 Gbits/s DWDM Transponder with 16-Channel 155 Mbits/s Multiplexer/Demultiplexer |
| CA16B2CNN | 制造商:AGERE 制造商全稱:AGERE 功能描述:CA16-Type 2.5 Gbits/s DWDM Transponder with 16-Channel 155 Mbits/s Multiplexer/Demultiplexer |
| CA16B2FAA | 制造商:AGERE 制造商全稱:AGERE 功能描述:CA16-Type 2.5 Gbits/s DWDM Transponder with 16-Channel 155 Mbits/s Multiplexer/Demultiplexer |
| CA16B2FNN | 制造商:AGERE 制造商全稱:AGERE 功能描述:CA16-Type 2.5 Gbits/s DWDM Transponder with 16-Channel 155 Mbits/s Multiplexer/Demultiplexer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。