- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366636 > CA3130BT BiMOS Operational Amplifier with MOSFET Input/CMOS Output(617.33 k) PDF資料下載
參數(shù)資料
| 型號： | CA3130BT |
| 英文描述： | BiMOS Operational Amplifier with MOSFET Input/CMOS Output(617.33 k) |
| 中文描述： | BiMOS運(yùn)算放大器MOSFET的輸入/ CMOS輸出（617.33十一） |
| 文件頁數(shù)： | 8/15頁 |
| 文件大小： | 617K |
| 代理商： | CA3130BT |
2-115
CA3130, CA3130A
FIGURE 12. TYPICAL INCREMENTAL OFFSET-VOLTAGE
SHIFT vs OPERATING LIFE
(A) DUAL POWER-SUPPLY OPERATION
(B) SINGLE POWER-SUPPLY OPERATION
FIGURE 13. CA3130 OUTPUT STAGE IN DUAL AND SINGLE
POWER-SUPPLY OPERATION
T
A
= +125
o
C FOR TO-5 PACKAGES
7
6
5
4
3
2
1
0
500
1000
1500
2000 2500
3000 3500
4000
O
TIME (HOURS)
DIFFERENTIAL DC VOLTAGE
(ACROSS TERMS 2 AND 3) = 0V
OUTPUT VOLTAGE = V+ / 2
DIFFERENTIAL DC VOLTAGE
(ACROSS TERMS 2 AND 3) = 2V
OUTPUT STAGE TOGGLED
0
3
2
8
4
7
6
R
L
POSITIVE
SUPPLY
NEGATIVE
SUPPLY
Q8
Q12
CA3130
+
-
+
+
-
-
3
2
8
4
7
6
R
L
POSITIVE
SUPPLY
Q8
Q12
CA3130
+
-
+
-
Power-Supply Considerations
Because the CA3130 is very useful in single-supply applica-
tions, it is pertinent to review some considerations relating to
power-supply current consumption under both single-and
dual-supply service. Figures 13A and 13B show the CA3130
connected for both dual-and single-supply operation.
Dual-supply Operation: When the output voltage at Term. 6
is zero-volts, the currents supplied by the two power supplies
are equal. When the gate terminals of Q8 and Q12 are
driven increasingly positive with respect to ground, current
flow through Q12 (from the negative supply) to the load is
increased and current flow through Q8 (from the positive
supply) decreases correspondingly. When the gate terminals
of Q8 and Q12 are driven increasingly negative with respect
to ground, current flow through Q8 is increased and current
flow through Q12 is decreased accordingly.
Single-supply Operation: Initially, let it be assumed that the
value of R
L
is very high (or disconnected), and that the input-
terminal bias (Terms. 2 and 3) is such that the output termi-
nal (No. 6) voltage is at V+/2, i.e., the voltage-drops across
Q8 and Q12 are of equal magnitude. Figure 6 shows typical
quiescent supply-current vs supply-voltage for the CA3130
operated under these conditions. Since the output stage is
operating as a Class A amplifier, the supply-current will
remain constant under dynamic operating conditions as long
as the transistors are operated in the linear portion of their
voltage-transfer characteristics (see Figure 5). If either Q8 or
Q12 are swung out of their linear regions toward cut-off (a
non-linear region), there will be a corresponding reduction in
supply-current. In the extreme case, e.g., with Term. 8
swung down to ground potential (or tied to ground), NMOS
transistor Q12 is completely cut off and the supply-current to
series-connected transistors Q8, Q12 goes essentially to
zero. The two preceding stages in the CA3130, however,
continue to draw modest supply-current (see the lower curve
in Figure 6) even though the output stage is strobed off. Fig-
ure 13A shows a dual-supply arrangement for the output
stage that can also be strobed off, assuming R
L
=
∞
by pull-
ing the potential of Term. 8 down to that of Term. 4.
Let it now be assumed that a load-resistance of nominal
value (e.g., 2 kilohms) is connected between Term. 6 and
ground in the circuit of Figure 13B. Let it further be assumed
again that the input-terminal bias (Terms. 2 and 3) is such
that the output terminal (No. 6) voltage is at V+/2. Since
PMOS transistor Q8 must now supply quiescent current to
both R
L
and transistor Q12, it should be apparent that under
these conditions the supply-current must increase as an
inverse function of the R
L
magnitude. Figure 8 shows the
voltage-drop across PMOS transistor Q8 as a function of
load current at several supply voltages. Figure 5 shows the
voltage-transfer characteristics of the output stage for sev-
eral values of load resistance.
Wideband Noise
From the standpoint of low-noise performance consider-
ations, the use of the CA3130 is most advantageous in appli-
cations where in the source resistance of the input signal is
on the order of 1 megohm or more. In this case, the total
input-referred noise voltage is typically only 23
μ
V when the
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CA3130S | TRANSIL |
| CA3130S3 | TRANSIL |
| CA3130SX | TRANSIL |
| CA3138 | High-Current, High-Beta N-P-N Transistor Arrays |
| CA3138A | High-Current, High-Beta N-P-N Transistor Arrays |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CA3130E | 功能描述:IC OPAMP BIMOS SGL 15MHZ 8-DIP RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 放大器類型:電壓反饋 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:33 V/µs 增益帶寬積:20MHz -3db帶寬:30MHz 電流 - 輸入偏壓:2nA 電壓 - 輸入偏移:3000µV 電流 - 電源:2.5mA 電流 - 輸出 / 通道:30mA 電壓 - 電源，單路/雙路(±):4.5 V ~ 16.5 V，±2.25 V ~ 8.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:帶卷 (TR) |
| CA3130E11 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CA3130EX | 制造商:Rochester Electronics LLC 功能描述:BIMOS OP AMP MOSFET IN/ CMOS OUT BURN-IN 8 PDIP COM - Bulk |
| CA3130EZ | 功能描述:運(yùn)算放大器 - 運(yùn)放 W/ANNEAL OPAMP 15MHZ LWBIAS 0 03NA MIL RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
| CA3130M | 功能描述:IC OP AMP 15MHZ BIMOS 8-SOIC RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:0.6 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:2pA 電壓 - 輸入偏移:1000µV 電流 - 電源:85µA 電流 - 輸出 / 通道:20mA 電壓 - 電源，單路/雙路(±):1.8 V ~ 6 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SOICN 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:680 (CN2011-ZH PDF) 其它名稱:MCP6L04T-E/SLCT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。