- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379726 > CA3130MZ (INTERSIL CORP) 15MHz, BiMOS Operational Amplifier with MOSFET Input/CMOS Output PDF資料下載
參數(shù)資料
| 型號： | CA3130MZ |
| 廠商： | INTERSIL CORP |
| 元件分類： | 運動控制電子 |
| 英文描述： | 15MHz, BiMOS Operational Amplifier with MOSFET Input/CMOS Output |
| 中文描述： | OP-AMP, 15000 uV OFFSET-MAX, 15 MHz BAND WIDTH, PDSO8 |
| 封裝： | LEAD FREE, PLASTIC, MS-012-AA, SOIC-8 |
| 文件頁數(shù)： | 7/17頁 |
| 文件大?。?/td> | 943K |
| 代理商： | CA3130MZ |
7
o
Power-Supply Considerations
Because the CA3130 is very useful in single-supply
applications, it is pertinent to review some considerations
relating to power-supply current consumption under both
single-and dual-supply service. Figures 6A and 6B show the
CA3130 connected for both dual-and single-supply
operation.
Dual-supply Operation: When the output voltage at Terminal
6 is 0V, the currents supplied by the two power supplies are
equal. When the gate terminals of Q
8
and Q
12
are driven
increasingly positive with respect to ground, current flow
through Q
12
(from the negative supply) to the load is
increased and current flow through Q
8
(from the positive
supply) decreases correspondingly. When the gate terminals
of Q
8
and Q
12
are driven increasingly negative with respect
to ground, current flow through Q
8
is increased and current
flow through Q
12
is decreased accordingly.
Single-supply Operation: Initially, let it be assumed that the
value of R
L
is very high (or disconnected), and that the input-
terminal bias (Terminals 2 and 3) is such that the output
terminal (No. 6) voltage is at V+/2, i.e., the voltage drops
across Q
8
and Q
12
are of equal magnitude. Figure 20 shows
typical quiescent supply-current vs supply-voltage for the
CA3130 operated under these conditions. Since the output
stage is operating as a Class A amplifier, the supply-current
will remain constant under dynamic operating conditions as
long as the transistors are operated in the linear portion of
their voltage-transfer characteristics (see Figure 2). If either
Q
8
or Q
12
are swung out of their linear regions toward cut-off
(a non-linear region), there will be a corresponding reduction
in supply-current. In the extreme case, e.g., with Terminal 8
swung down to ground potential (or tied to ground), NMOS
transistor Q
12
is completely cut off and the supply-current to
series-connected transistors Q
8
, Q
12
goes essentially to zero.
The two preceding stages in the CA3130, however, continue
to draw modest supply-current (see the lower curve in Figure
20) even though the output stage is strobed off. Figure 6A
shows a dual-supply arrangement for the output stage that
can also be strobed off, assuming R
L
=
∞
by pulling the
potential of Terminal 8 down to that of Terminal 4.
Let it now be assumed that a load-resistance of nominal
value (e.g., 2k
) is connected between Terminal 6 and
ground in the circuit of Figure 6B. Let it be assumed again
that the input-terminal bias (Terminals 2 and 3) is such that
the output terminal (No. 6) voltage is at V+/2. Since PMOS
transistor Q
8
must now supply quiescent current to both R
L
and transistor Q
12
, it should be apparent that under these
conditions the supply-current must increase as an inverse
function of the R
L
magnitude. Figure 22 shows the voltage-
drop across PMOS transistor Q
8
as a function of load
current at several supply voltages. Figure 2 shows the
voltage-transfer characteristics of the output stage for
several values of load resistance.
Wideband Noise
From the standpoint of low-noise performance
considerations, the use of the CA3130 is most advantageous
in applications where in the source resistance of the input
signal is on the order of 1M
or more. In this case, the total
input-referred noise voltage is typically only 23
μ
V when the
test-circuit amplifier of Figure 7 is operated at a total supply
voltage of 15V. This value of total input-referred noise
remains essentially constant, even though the value of
source resistance is raised by an order of magnitude. This
characteristic is due to the fact that reactance of the input
capacitance becomes a significant factor in shunting the
source resistance. It should be noted, however, that for
FIGURE 5. TYPICAL INCREMENTAL OFFSET-VOLTAGE
SHIFT vs OPERATING LIFE
FIGURE 6A. DUAL POWER SUPPLY OPERATION
FIGURE 6B. SINGLE POWER SUPPLY OPERATION
FIGURE 6. CA3130 OUTPUT STAGE IN DUAL AND SINGLE
POWER SUPPLY OPERATION
T
A
= 125
o
C FOR TO-5 PACKAGES
7
6
5
4
3
2
1
0
500
1000
1500
2000
2500
3000 3500
4000
O
TIME (HOURS)
DIFFERENTIAL DC VOLTAGE
(ACROSS TERMINALS 2 AND 3) = 0V
OUTPUT VOLTAGE = V+ / 2
DIFFERENTIAL DC VOLTAGE
(ACROSS TERMINALS 2 AND 3) = 2V
OUTPUT STAGE TOGGLED
0
3
2
8
4
7
6
R
L
Q
8
Q
12
CA3130
+
-
V+
V-
3
2
8
4
7
6
R
L
Q
8
Q
12
CA3130
+
-
V+
CA3130, CA3130A
相關PDF資料 |
PDF描述 |
|---|---|
| CA3130MZ96 | 15MHz, BiMOS Operational Amplifier with MOSFET Input/CMOS Output |
| CA3130 | 15MHz, BiMOS Operational Amplifier with MOSFET Input/CMOS Output |
| CA3130A | 15MHz, BiMOS Operational Amplifier with MOSFET Input/CMOS Output |
| CA3130AE | 15MHz, BiMOS Operational Amplifier with MOSFET Input/CMOS Output |
| CA3130AM | 15MHz, BiMOS Operational Amplifier with MOSFET Input/CMOS Output |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CA3130MZ96 | 功能描述:運算放大器 - 運放 W/ANNEAL OPAMP 15MHZ LWBIAS 0 03NA COMP RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel |
| CA3130S | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Voltage-Feedback Operational Amplifier |
| CA3130S3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Voltage-Feedback Operational Amplifier |
| CA3130SX | 制造商:Harris Corporation 功能描述: 制造商:Intersil Corporation 功能描述: |
| CA3130T | 制造商:RCA 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。