- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄257720 > CAT1022LI-30 (ON SEMICONDUCTOR) 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDIP8 PDF資料下載
參數(shù)資料
| 型號(hào)： | CAT1022LI-30 |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | 電源管理 |
| 英文描述： | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDIP8 |
| 封裝： | 0.300 INCH, HALOGEN FREE AND ROHS COMPLIANT, PLASTIC, DIP-8 |
| 文件頁(yè)數(shù)： | 17/21頁(yè) |
| 文件大?。?/td> | 307K |
| 代理商： | CAT1022LI-30 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)
CAT1021, CAT1022, CAT1023
2007 Catalyst Semiconductor, Inc.
5
Doc. No. 3009 Rev. L
Characteristics subject to change without notice
CAPACITANCE
TA = 25C, f = 1.0MHz, VCC = 5V
Symbol
Test
Test Conditions
Max
Units
COUT
(1)
Output Capacitance
VOUT = 0V
8
pF
CIN
(1)
Input Capacitance
VIN = 0V
6
pF
AC CHARACTERISTICS
VCC = 2.7V to 5.5V and over the recommended temperature conditions, unless otherwise specified.
Memory Read & Write Cycle
(2)
Symbol
Parameter
Min
Max
Units
fSCL
Clock Frequency
400
kHz
tSP
Input Filter Spike Suppression (SDA, SCL)
100
ns
tLOW
Clock Low Period
1.3
s
tHIGH
Clock High Period
0.6
s
tR
(1)
SDA and SCL Rise Time
300
ns
tF
(1)
SDA and SCL Fall Time
300
ns
tHD; STA
Start Condition Hold Time
0.6
s
tSU; STA
Start Condition Setup Time (for a Repeated Start)
0.6
s
tHD; DAT
Data Input Hold Time
0
ns
tSU; DAT
Data Input Setup Time
100
ns
tSU; STO
Stop Condition Setup Time
0.6
s
tAA
SCL Low to Data Out Valid
900
ns
tDH
Data Out Hold Time
50
ns
tBUF
(1)
Time the Bus must be Free Before a New Transmission Can Start
1.3
s
tWC
(3)
Write Cycle Time (Byte or Page)
5
ms
Notes:
(1) This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested.
(2) Test Conditions according to “AC Test Conditions” table.
(3) The write cycle time is the time from a valid stop condition of a write sequence to the end of the internal program/erase cycle. During the
write cycle, the bus interface circuits are disabled, SDA is allowed to remain high and the device does not respond to its slave address.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CAT1022WI-28 | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8 |
| CAT1320UI-28TE13 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
| CAT1022WI45 | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8 |
| CD-700KACGEB-35.328 | PHASE LOCKED LOOP, CQCC16 |
| CD-700KACGEB-51.840 | PHASE LOCKED LOOP, CQCC16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CAT1022LI-30-G | 功能描述:監(jiān)控電路 CPU w/2K RoHS:否 制造商:STMicroelectronics 監(jiān)測(cè)電壓數(shù): 監(jiān)測(cè)電壓: 欠電壓閾值: 過(guò)電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開(kāi)關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| CAT1022LI-30-GT2 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer |
| CAT1022LI-30-GT3 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer |
| CAT1022LI-30T2 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer |
| CAT1022LI-30-T2 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。