- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄201420 > CAT1022ZD4I-30 (ON SEMICONDUCTOR) 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, DSO8 PDF資料下載
參數(shù)資料
| 型號(hào)： | CAT1022ZD4I-30 |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | 電源管理 |
| 英文描述： | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, DSO8 |
| 封裝： | 3 X 3 MM, 0.80 MM HEIGHT, HALOGEN FREE AND ROHS COMPLIANT, MO-229WEEC, TDFN-8 |
| 文件頁數(shù)： | 5/21頁 |
| 文件大小： | 307K |
| 代理商： | CAT1022ZD4I-30 |
CAT1021, CAT1022, CAT1023
2007 Catalyst Semiconductor, Inc.
13
Doc. No. 3009 Rev. L
Characteristics subject to change without notice
Immediate/Current Address Read
The CAT1021/22/23 address counter contains the
address of the last byte accessed, incremented by
one. In other words, if the last READ or WRITE
access was to address N, the READ immediately
following would access data from address N + 1. For
N = E = 255, the counter will wrap around to zero
and continue to clock out valid data.
After the
CAT1021/22/23 receives its slave address infor-
mation (with the R/W
bit set to one), it issues an
acknowledge,
then
transmits
the
8-bit
byte
requested. The master device does not send an
acknowledge, but will generate a STOP condition.
Selective/Random Read
Selective/Random READ operations allow the
Master device to select at random any memory
location for a READ operation. The Master device
first performs a ‘dummy’ write operation by sending
the START condition, slave address and byte
addresses of the location it wishes to read. After the
CAT1021/22/23 acknowledges, the Master device
sends the START condition and the slave address
again, this time with the R/W
bit set to one. The
CAT1021/22/23 then responds with its acknowledge
and sends the 8-bit byte requested. The master
device does not send an acknowledge but will
generate a STOP condition.
Sequential Read
The Sequential READ operation can be initiated by
either the Immediate Address READ or Selective READ
operations. After the CAT1021/22/23 sends the inital 8-
bit byte requested, the Master will responds with an
acknowledge which tells the device it requires more
data. The CAT1021/22/23 will continue to output an 8-
bit byte for each acknowledge, thus sending the STOP
condition.
The data being transmitted from the CAT1021/22/23 is
sent sequentially with the data from address N followed
by data from address N + 1. The READ operation
address counter increments all of the CAT1021/22/23
address bits so that the entire memory array can be
read during one operation.
Figure 11. Selective Read Timing
Figure 12. Sequential Read Timing
SLAVE
ADDRESS
S
A
C
K
N
O
A
C
K
S
T
O
P
BUS ACTIVITY:
MASTER
SDA LINE
S
T
A
R
T
BYTE
ADDRESS (n)
S
A
C
K
DATA n
SLAVE
ADDRESS
A
C
K
S
T
A
R
T
BUS ACTIVITY:
MASTER
SDA LINE
DATA n+x
DATA n
A
C
K
A
C
K
DATA n+1
A
C
K
S
T
O
P
N
O
A
C
K
DATA n+2
A
C
K
P
SLAVE
ADDRESS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CAT1024VE-28TE13 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
| CAT1320WI-25TE13 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
| CAT803LSDI-T10 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO3 |
| CAT803SSDI-GT10 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO3 |
| CAT803STBI-T3 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO3 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CAT1022ZD4I-30-GT2 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer |
| CAT1022ZD4I-30-GT3 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer |
| CAT1022ZD4I-30T2 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer |
| CAT1022ZD4I-30-T2 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer |
| CAT1022ZD4I-30T3 | 制造商:ON Semiconductor 功能描述:CPU SUPERVISOR WITH 2K EEPROM - Tape and Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。