- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄352749 > CAT1320JI-42TDFN Supervisory Circuits with I2C Serial 32K CMOS EEPROM PDF資料下載
參數(shù)資料
| 型號： | CAT1320JI-42TDFN |
| 英文描述： | Supervisory Circuits with I2C Serial 32K CMOS EEPROM |
| 中文描述： | 監(jiān)控電路，帶有I2C串行EEPROM中的CMOS 32K的 |
| 文件頁數(shù)： | 4/18頁 |
| 文件大?。?/td> | 496K |
| 代理商： | CAT1320JI-42TDFN |
12
CAT1320, CAT1321
Advance Information
Doc. No. 25085, Rev. 00
Figure 11. Selective Read Timing
*=Don’t Care Bit
Immediate/Current Address Read
The CAT1320 and CAT1321 address counter contains
the address of the last byte accessed, incremented by
one. In other words, if the last READ or WRITE access
was to address N, the READ immediately following
would access data from address N+1. For all devices,
N=E=4,095. The counter will wrap around to Zero and
continue to clock out valid data. After the CAT1320 and
CAT1321 receives its slave address information (with
the R/
W bit set to one), it issues an acknowledge, then
transmits the 8-bit byte requested. The master device
does not send an acknowledge, but will generate a
STOP condition.
Selective/Random Read
Selective/Random READ operations allow the Master
device to select at random any memory location for a
READ operation. The Master device first performs a
‘dummy’ write operation by sending the START condition,
slave address and byte addresses of the location it
wishes to read. After the CAT1320 and CAT1321
acknowledges, the Master device sends the START
condition and the slave address again, this time with the
R/
W bit set to one. The CAT1320 and CAT1321 then
responds with its acknowledge and sends the 8-bit byte
requested. The master device does not send an
acknowledge but will generate a STOP condition.
Sequential Read
The Sequential READ operation can be initiated by
either the Immediate Address READ or Selective READ
operations. After the CAT1320 and CAT1321 sends the
inital 8-bit byte requested, the Master will responds with
an acknowledge which tells the device it requires more
data. The CAT1320 and CAT1321 will continue to output
an 8-bit byte for each acknowledge, thus sending the
STOP condition.
The data being transmitted from the CAT1320 and
CAT1321 is sent sequentially with the data from address
N followed by data from address N+1. The READ
operation address counter increments all of the CAT1320
and CAT1321 address bits so that the entire memory
array can be read during one operation.
BUS ACTIVITY:
MASTER
SDA LINE
DATA n+x
DATA n
A
C
K
A
C
K
DATA n+1
A
C
K
S
T
O
P
N
O
A
C
K
DATA n+2
A
C
K
P
SLAVE
ADDRESS
Figure 12. Sequential Read Timing
A15–A8
SLAVE
ADDRESS
S
A
C
K
A
C
K
A
C
K
BUS ACTIVITY:
MASTER
SDA LINE
S
T
A
R
T
A7–A0
BYTE ADDRESS
SLAVE
ADDRESS
S
A
C
K
N
O
A
C
K
S
T
A
R
T
DATA
P
S
T
O
P
****
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CAT1320UI-42TDFN | Supervisory Circuits with I2C Serial 32K CMOS EEPROM |
| CAT1320RD2I-42TDFN | Supervisory Circuits with I2C Serial 32K CMOS EEPROM |
| CAT28LV64 | 64K-Bit CMOS PARALLEL E2PROM |
| CAT24C21PETE13 | 0.5 BTB STR REC HSG 529910708 RoHS Compliant: Yes |
| CAT24C21LETE13 | 1-kb Dual Mode Serial EEPROM for VESA⑩ Plug-and-Play |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CAT1320LI25 | 制造商:ON Semiconductor 功能描述:CPU SUPERVISOR WITH 32K EEPROM - Rail/Tube |
| CAT1320LI-25-G | 功能描述:監(jiān)控電路 CPU w/32K RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| CAT1320LI28 | 制造商:ON Semiconductor 功能描述:CPU SUPERVISOR WITH 32K EEPROM - Rail/Tube |
| CAT1320LI-28-G | 功能描述:監(jiān)控電路 CPU w/32K RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| CAT1320LI30 | 制造商:ON Semiconductor 功能描述:CPU SUPERVISOR WITH 32K EEPROM - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。