- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄295214 > CAT150169RWI-GT3 16K X 1 SPI BUS SERIAL EEPROM, PDSO8 PDF資料下載
參數(shù)資料
| 型號(hào)： | CAT150169RWI-GT3 |
| 元件分類： | PROM |
| 英文描述： | 16K X 1 SPI BUS SERIAL EEPROM, PDSO8 |
| 封裝： | 0.150 INCH, ROHS COMPLIANT, MS-012, SOIC-8 |
| 文件頁(yè)數(shù)： | 13/15頁(yè) |
| 文件大小： | 365K |
| 代理商： | CAT150169RWI-GT3 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)
CAT15008, CAT15016
2007 Catalyst Semiconductor, Inc.
7
Doc. No. 1125 Rev. A
Characteristics subject to change without notice
STATUS REGISTER
The Status Register, as shown in Table 2, contains a
number of status and control bits.
The RDY
(Ready) bit indicates whether the device is
busy with a write operation. This bit is automatically
set to 1 during an internal write cycle, and reset to 0
when the device is ready to accept commands. For
the host, this bit is read only.
The WEL (Write Enable Latch) bit is set/reset by the
WREN/WRDI commands. When set to 1, the device is
in a Write Enable state and when set to 0, the device
is in a Write Disable state.
The BP0 and BP1 (Block Protect) bits determine which
blocks are currently write protected. They are set by the
user with the WRSR command and are non-volatile. The
user is allowed to protect a quarter, one half or the entire
memory, by setting these bits according to Table 3. The
protected blocks then become read-only.
The WPEN (Write Protect Enable) bit acts as an enable
for the WP
pin. Hardware write protection is enabled
when the WP
pin is low and the WPEN bit is 1. This
condition prevents writing to the status register and to
the block protected sections of memory. While
hardware write protection is active, only the non-block
protected memory can be written. Hardware write
protection is disabled when the WP
pin is high or the
WPEN bit is 0. The WPEN bit, WP
pin and WEL bit
combine to either permit or inhibit Write operations, as
detailed in Table 4.
Table 2. Status Register
7
6
5
4
3
2
1
0
WPEN
0
BP1
BP0
WEL
RDY
Table 3. Block Protection Bits
Status Register Bits
BP1
BP0
Array Address Protected
Protection
0
None
No Protection
15008: 0300-03FF
0
1
15016: 0600-07FF
Quarter Array Protection
15008: 0200-03FF
1
0
15016: 0400-07FF
Half Array Protection
15008: 0000-03FF
1
15016: 0000-07FF
Full Array Protection
Table 4. Write Protect Enable Operation
WPEN
WP
WEL
Protected Blocks
Unprotected Blocks
Status Register
0
X
0
Protected
0
X
1
Protected
Writable
1
Low
0
Protected
1
Low
1
Protected
Writable
Protected
X
High
0
Protected
X
High
1
Protected
Writable
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CAT1641UI-45TE13 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
| CAT1641JI-25 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
| CAT1641RD2I-42TE13 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, DSO8 |
| CAT1641YI-42TE13 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
| CAT1640JI-25TE13 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CAT150169SWI-GT3 | 功能描述:監(jiān)控電路 SUP W/16K SPI EEPROM RoHS:否 制造商:STMicroelectronics 監(jiān)測(cè)電壓數(shù): 監(jiān)測(cè)電壓: 欠電壓閾值: 過(guò)電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| CAT-15106 | 制造商:Thomas & Betts 功能描述: |
| CAT-1583502-5 | 制造商:Samtec Inc 功能描述:CAT - Bulk |
| CAT-15-IX | 功能描述:INSTALL TOOL RED FOR SHR SER RoHS:是 類別:工具 >> 螺線形繞線，伸縮套管 系列:- 標(biāo)準(zhǔn)包裝:1 系列:Slit-N-Wrap® |
| CAT-15-PP | 功能描述:INSTALL TOOL ORANGE FOR SHR SER RoHS:是 類別:工具 >> 螺線形繞線，伸縮套管 系列:- 標(biāo)準(zhǔn)包裝:1 系列:Slit-N-Wrap® |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。