- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366717 > CAT25C16L1I-GT3 8K/16K SPI Serial CMOS EEPROM PDF資料下載
參數(shù)資料
| 型號： | CAT25C16L1I-GT3 |
| 英文描述： | 8K/16K SPI Serial CMOS EEPROM |
| 中文描述： | 8K/16K SPI串行EEPROM中的CMOS |
| 文件頁數(shù)： | 8/16頁 |
| 文件大小： | 550K |
| 代理商： | CAT25C16L1I-GT3 |
8
CAT25C08/16
Doc. No. 1016, Rev. C
2006 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
SCK
SI
SO
0
0
0
0
0
0
1
0
D7
D6
D5
D4
D3
D2
D1
D0
0
1
2
3
4
5
6
7
8
21
22
23
24
25
26
27
28
29
30
31
CS
OPCODE
*Please check the Byte Address Table
DATA IN
HIGH IMPEDANCE
BYTE ADDRESS*
*
AN
A0
Figure 6. Write Instruction Timing
Byte Write
Once the device is in a Write Enable state, the user may
proceed with a write sequence by setting the
CS
low,
issuing a write instruction via the SI line, followed by the
16-bit address for 25C08/16. (only 10-bit addresses are
used for 25C08, 11-bit addresses are used for 25C16.
The rest of the bits are don't care bits). Programming will
start after the
CS
is brought high. Figure 6 illustrates
byte write sequence. During an internal write cycle, all
commands will be ignored except the RDSR (Read
Status Register) instruction.
The Status Register can be read to determine if the write
cycle is still in progress. If Bit 0 of the Status Register is
set at 1, write cycle is in progress. If Bit 0 is set at 0, the
device is ready for the next instruction
Page Write
The CAT25C08/16 features page write capability. After
the initial byte, the host may continue to write up to 32
Note: Dashed Line= mode (1, 1)
–
– – – –
bytes. After each byte of data received, lower order
address bits are internally incremented by one; the high
order bits of address will remain constant.The only
restriction is that the 32 bytes must reside on the same
page. If the address counter reaches the end of the
page and clock continues, the counter will
“
roll over
”
to
the first address of the page and overwrite any data that
may have been written. The CAT25C08/16 is automati-
cally returned to the write disable state at the completion
of the write cycle. Figure 8 illustrates the page write
sequence.
To write to the status register, the WRSR instruction
should be sent. Only Bit 2, Bit 3 and Bit 7 of the status
register can be written using the WRSR instruction.
Figure 7 illustrates the sequence of writing to status
register.
Figure 5. RDSR Instruction Timing
Note: Dashed Line= mode (1, 1)
–
– – – –
0
1
2
3
4
5
6
7
8
10
9
11
12
13
14
SCK
SI
DATA OUT
MSB
HIGH IMPEDANCE
OPCODE
SO
7
6
5
4
3
2
1
0
CS
0
0
0
0
0
1
0
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CAT25C16L1IT3 | 8K/16K SPI Serial CMOS EEPROM |
| CAT25C16LA-1.8-GT3 | 8K/16K SPI Serial CMOS EEPROM |
| CAT25C16LA-1.8T3 | 8K/16K SPI Serial CMOS EEPROM |
| CAT25C16LA-GT3 | 8K/16K SPI Serial CMOS EEPROM |
| CAT25C16LAT3 | 8K/16K SPI Serial CMOS EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CAT25C16LA | 功能描述:電可擦除可編程只讀存儲器 (2048x8) 16K RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| CAT25C16LGI | 制造商:Rochester Electronics LLC 功能描述: 制造商:Catalyst Semiconductor 功能描述: |
| CAT25C16LI | 功能描述:電可擦除可編程只讀存儲器 (2048x8) 16K RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| CAT25C16LI-1.8 | 功能描述:電可擦除可編程只讀存儲器 (2048x8) 16K RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| CAT25C16LI-G | 功能描述:電可擦除可編程只讀存儲器 (2048x8) 16K 2.5-5.5 RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。