- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366749 > CAT64LC10ZP 18-Mbit DDR-II SRAM 2-Word Burst Architecture PDF資料下載
參數(shù)資料
| 型號： | CAT64LC10ZP |
| 元件分類： | DRAM |
| 英文描述： | 18-Mbit DDR-II SRAM 2-Word Burst Architecture |
| 中文描述： | SPI串行EEPROM |
| 文件頁數(shù)： | 7/11頁 |
| 文件大?。?/td> | 140K |
| 代理商： | CAT64LC10ZP |
7
CAT64LC10/20/40
Doc. No. 1021, Rev. A
a 16-bit data field is also required following the 8-bit
address field.
The CAT64LC10/20/40 requires an active LOW
CS
in
order to be selected. Each instruction must be preceded
by a HIGH-to-LOW transition of
CS
before the input of
the 4-bit start sequence. Prior to the 4-bit start sequence
(1010), the device will ignore inputs of all other logical
sequence.
Figure 4. Write Instruction Timing
Figure 5. Ready/
BUSY
Status Instruction Timing
Read
Upon receiving a READ command and address (clocked
into the DI pin), the DO pin will output data one t
PD
after
the falling edge of the 16th clock (the last bit of the
address field). The READ operation is not affected by
the RESET input.
Write
After receiving a WRITE op code, address and data, the
device goes into the AUTO-Clear cycle and then the
* Please check instruction set table for address
SK
DI
CS
DO
RESET
1
0
1
0
0
1
0
0
ADDRESS*
D15
D0
RDY/
BUSY
SK
DI
CS
DO
RESET
WRITE INSTRUCTION
NEXT INSTRUCTION
HIGH
LOW
RDY/
BUSY
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CAT64LC10ZPI | 18-Mbit DDR-II SRAM 2-Word Burst Architecture |
| CAT64LC10ZS | SPI Serial EEPROM |
| CAT64LC10ZSI | SPI Serial EEPROM |
| CAT64LC10ZSI-TE13 | SPI Serial EEPROM |
| CAT64LC10ZSI-TE7 | SPI Serial EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CAT64LC10ZPI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPI Serial EEPROM |
| CAT64LC10ZS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPI Serial EEPROM |
| CAT64LC10ZSI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPI Serial EEPROM |
| CAT64LC10ZSI-TE13 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPI Serial EEPROM |
| CAT64LC10ZSI-TE7 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPI Serial EEPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。