參數(shù)資料
型號(hào): CCU3001
廠商: MICRONAS SEMICONDUCTOR HOLDING AG
元件分類: 微控制器/微處理器
英文描述: Central Control Unit
中文描述: MICROCONTROLLER, PQCC68
封裝: PLASTIC, LCC-68
文件頁(yè)數(shù): 7/77頁(yè)
文件大?。?/td> 837K
代理商: CCU3001
CCU 3000, CCU 3000-I
CCU 3001, CCU 3001-I
MICRONAS INTERMETALL
7
2.8.1. Power-down Control External Memory
(Special Mode P77)
In many applications the power consumption of the con-
troller should be reduced when the system goes into
standby mode. The programmable clock of the CCU al-
lows this, but external memories do not automatically re-
duce their power consumptions when the access speed
is slower. These devices need a separate control signal
for power down. Special out of P77 delivers such a sig-
nal. It is low for the last two XTAL cycles before, and 0.5
cycles after the rising edge of the internal PHI2 clock.
This guarantees a wake-up and address time of 2 cycles
and a maximum active time of 2.5 clock cycles for each
PHI2 period. At higher speeds the P77 special out stays
low.
FOSC
Internal
Φ
2
P77
2 cycles
2.5 cycles
Fig. 2–3:
Power-down control
Please note that during and after reset P77 is a port line
(= tristate) until the special mode and the direction regis-
ter is set by software. A pull-down resistor on the power-
down input of the memory is necessary to allow the CCU
the access to the control word and the first instructions.
2.8.2. R/W Output (Special Mode P76)
This is the negated R/W-line of the CPU. Can be used
for CE or OE control on memories. With a pull-down re-
sistor on this pin it is active during RESET.
2.8.3. Banking Address (Special Mode P70 to P 75)
Banking is done in 32 KByte banks. The first bank (000H
to 7FFFH) includes the RAM, the I/O-page and ROM (all
other locations) and is used as a home-bank for the
banking controller, interrupt routines, common subrou-
tines etc. The second half of the address space (8000H
to FFFFH) is banked.
In the special mode of Port 70 to 75 the content of the
data register is output as long as the address A15=1.
A low level of A15 forces all special outs of P70 to P75
to become ‘0’. The data register can contain the bank ad-
dresses 1 to 63. This bank is used for CPU accesses
from 8000H to FFFFH. Low accesses are always done
to bank 0, independent of the data of Port 7.
Note:
– all upper banks must contain the interrupt vectors.
Bank 0 must have the control word and reset vector.
– during and after reset P7 is in the Tristate-Port-Mode.
To make sure that the control word and the reset vector
can be accessed use high impedance pull-down resis-
tors on all special-out P7 lines. The control word and
the reset vector are then accessed out from bank 0.
The init routine (where P7 will be defined as special
out) must be in bank 0.
FFFFH
Bank 1
2
3
4
5
Bank 63
INT vectors
in all Banks
1 to 63
8000H
7FFDH
7FFFH
Bank 0
0000H
RAM
I/O
RAM
7FFCH
7FF9H
Home bank
Reset
Reset
Control word
ROM
if pull-down resistors
are used for all bank
address outputs
Fig. 2–4:
Memory Map, up to 2 MByte
CCU
Memory
A0
A0
A14
A15
P70
P71
P72
P73
P74
P75
A14
A15
A16
A17
A18
A19
A20
Fig. 2–5:
Banking with 32 kByte banks
open
相關(guān)PDF資料
PDF描述
CCU3001-I Central Control Unit
CD-700-KAC-GAB-XX.XXX Complete VCXO Based Phase Lock Loop
CD-700-LAF-GGB-XX.XXX Complete VCXO Based Phase Lock Loop
CD-700-LAF-GHB-XX.XXX Complete VCXO Based Phase Lock Loop
CD-700-LAF-GKB-XX.XXX Complete VCXO Based Phase Lock Loop
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CCU3001I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller
CCU3001-I 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Central Control Unit
CCU440 制造商:ITT Interconnect Solutions 功能描述:CA3106E24A28PWB
CCU5031 功能描述:精度電位計(jì) 2WATTS 50K DUAL POT RoHS:否 制造商:Bourns 產(chǎn)品:Precision Potentiometer 安裝風(fēng)格:Panel 線性: 錐度: 轉(zhuǎn)數(shù):3 元件類型:Wirewound 軸類型:Slotted 電阻:2 kOhms 端接類型:Solder Lug 電壓額定值: 容差:5 %
CCU5031E 功能描述:電位計(jì) 2watts 50K DUAL POT RoHS:否 制造商:Bourns 產(chǎn)品:Musical Syst Potentiometer 安裝風(fēng)格:Panel 錐度:Audio, Linear 轉(zhuǎn)數(shù): 電阻:500 kOhms 元件類型:Carbon 軸類型:Round / Plain 端接類型:Solder Lug 電壓額定值:200 V 功率額定值:0.2 W 容差:20 %