<pre id="sxl1t"><tt id="sxl1t"></tt></pre>
  • <label id="sxl1t"></label>
    <wbr id="sxl1t"><menuitem id="sxl1t"></menuitem></wbr>
    <pre id="sxl1t"></pre>
    <delect id="sxl1t"><strike id="sxl1t"><pre id="sxl1t"></pre></strike></delect>
    <dl id="sxl1t"><menuitem id="sxl1t"></menuitem></dl>
    <nobr id="sxl1t"><sup id="sxl1t"></sup></nobr>
    參數(shù)資料
    型號: CD-700-KAC-HFB-65.536
    英文描述: Phase-Locked Loop
    中文描述: 鎖相環(huán)
    文件頁數(shù): 10/14頁
    文件大?。?/td> 141K
    代理商: CD-700-KAC-HFB-65.536
    CD-700, VCXO Based PLL
    Vectron International
    166 Glover Avenue, Norwalk, CT 06856 Tel: 1-88-VECTRON-1 http://www.vectron.com
    VDD
    0V
    0
    π
    Relative
    Phase (
    θ
    e)
    VDD/2
    Vd
    Gain Slope = VDD/ 2
    π
    Figure 5, Open Loop Phase Detector Transfer Curve
    Recovered Clock and Data Alignment Outputs
    The CD-700 is designed to recover an imbedded clock from an NRZ data signal and retime it with a data
    pattern. In this application, the VCXO frequency is exactly the same frequency as the NRZ data rate and
    the outputs are taken off Pin 9, RCLK, and Pin 10, RDATA. Under locked conditions, the falling edge of
    RCLK is centered in the RDATA pattern. Also, there is a 1.5 clock cycle delay between DATAIN and
    RDATA. Figure 6 shows the relationship between the DATAIN, CLKIN, RDATA and RCLK.
    Figure 6, Clock and Data Timing Relationships for the NRZ data
    Other RZ encoding schemes such as Manchester or AMI can be accomodated by using a CD-700 at twice
    the baud rate.
    Loss of Signal, LOS and LOSIN
    The LOS circuit provides an output alarm flag when the DATAIN input signal is lost. The LOS output is
    normally a logic low and is set to a logic high after 256 consecutive clock periods on CLKIN with no
    detected DATAIN transitions. This signal can be used to either flag external alarm circuits and/or drive the
    CD-700’s LOSIN input. When LOSIN is set to a logic high, the VCXO control voltage (pin 16) is switched
    to an internal voltage which centers OUT1 and OUT2 to center frequency +/-75ppm. Also, LOS
    automatically closes the op amp feedback which means the op-amp is a unity gain buffer and will produce
    a DC voltage equal to the +op amp voltage (pin 15), usually VDD/2.
    Data1
    Clock In
    CLKIN
    Data In
    DATAIN
    Recoverd Data
    RDATA
    Recoverd Clock
    RCLK
    相關(guān)PDF資料
    PDF描述
    CD-700-KAC-HGB-12.000 Phase-Locked Loop
    CD-700-KAC-HGB-12.288 Phase-Locked Loop
    CD-700-KAC-HGB-12.352 Phase-Locked Loop
    CD-700-KAC-HGB-13.000 Phase-Locked Loop
    CD-700-KAC-HGB-16.000 Phase-Locked Loop
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    CD-700-KAC-HGB-12.000 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Phase-Locked Loop
    CD-700-KAC-HGB-12.288 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Phase-Locked Loop
    CD-700-KAC-HGB-12.352 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Phase-Locked Loop
    CD-700-KAC-HGB-13.000 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Phase-Locked Loop
    CD-700-KAC-HGB-16.000 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Phase-Locked Loop