- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17019 > CDB5341 (Cirrus Logic Inc)BOARD EVAL FOR CS5341 STEREO ADC PDF資料下載
參數(shù)資料
| 型號： | CDB5341 |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 8/22頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR CS5341 STEREO ADC |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 192k |
| 數(shù)據(jù)接口： | 串行 |
| 在以下條件下的電源（標(biāo)準(zhǔn)）： | 180mW @ 5V |
| 工作溫度： | -10°C ~ 70°C |
| 已用 IC / 零件： | CS5341 |
| 已供物品： | 板 |
| 產(chǎn)品目錄頁面： | 756 (CN2011-ZH PDF) |
| 相關(guān)產(chǎn)品： | CS5341-DZZ-ND - IC ADC AUD 105DB 200KHZ 16-TSSOP 598-1082-5-ND - IC ADC AUD 105DB 200KHZ 16-TSSOP |
| 其它名稱： | 598-1545 |
16
DS564F2
CS5341
Confidential Draft
3/11/08
4.2.1
Operation as a Clock Master
As a clock master, LRCK and SCLK operate as outputs. The left/right and serial clocks are internally de-
rived from the master clock with the left/right clock equal to Fs and the serial clock equal to 64x Fs, as
shown in Figure 18.
4.2.2
Operation as a Clock Slave with Auto-Detect
LRCK and SCLK operate as inputs in clock Slave Mode. It is recommended that the left/right clock be
synchronously derived from the master clock and must be equal to Fs. It is also recommended that the
serial clock be synchronously derived from the master clock and be equal to 64x Fs to maximize system
performance.
A unique feature of the CS5341 is the automatic selection of either Single-, Double- or Quad-Speed Mode
when operating as a clock slave. The auto-mode select feature negates the need to configure the Mode
pins to correspond to the desired mode. The auto-mode selection feature supports all standard audio
sample rates from 2 to 200 kHz. However, there are ranges of non-standard audio sample rates that are
not supported when operating with a fast MCLK (512x, 256x, 128x for Single-, Double-, and Quad-Speed
Modes, respectively). Please refer to Table for supported sample rate ranges.
÷ 128
÷ 256
÷ 64
M0
M1
LRCK Output
(Equal to Fs)
Single
Speed
Quad
Speed
Double
Speed
00
01
10
÷ 2
÷ 4
÷ 1
SCLK Output
Single
Speed
Quad
Speed
Double
Speed
00
01
10
÷ 2
÷ 1
0
1
MCLK
Auto-Select
Figure 18. CS5341 Master Mode Clocking
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GCM22DCCS-S189 | CONN EDGECARD 44POS R/A .156 SLD |
| CDB5351 | EVALUATION BOARD FOR CS5351 |
| 0210490953 | CABLE JUMPER 1.25MM .152M 25POS |
| GCM22DCBS-S189 | CONN EDGECARD 44POS R/A .156 SLD |
| ECM25DCCS-S189 | CONN EDGECARD 50POS R/A .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDB5342 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:105 dB, 192 kHz, MULTI-BIT AUDIO A/D CONVERTER |
| CDB5343 | 功能描述:音頻 IC 開發(fā)工具 Eval Bd 98dB 24-Bit 96kHz ADC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| CDB5345 | 功能描述:音頻 IC 開發(fā)工具 Eval Bd 105dB 24-Bit 192kHz Aud ADC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| CDB5346 | 功能描述:BOARD EVAL FOR CS5346 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| CDB5351 | 功能描述:音頻 IC 開發(fā)工具 Eval Bd 24-Bit 108dB 192kHz Mult-Bit ADC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。