- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9417 > CDP68HC68T1EZ (Intersil)IC RTC 32X8 NVSRAM CMOS 16DIP PDF資料下載
參數(shù)資料
| 型號： | CDP68HC68T1EZ |
| 廠商： | Intersil |
| 文件頁數(shù)： | 10/23頁 |
| 文件大小： | 0K |
| 描述： | IC RTC 32X8 NVSRAM CMOS 16DIP |
| 標(biāo)準(zhǔn)包裝： | 25 |
| 類型： | 時鐘/日歷 |
| 特點： | 警報器，閏年，方波輸出，監(jiān)視計時器 |
| 存儲容量： | 32B |
| 時間格式： | HH:MM:SS（12/24 小時） |
| 數(shù)據(jù)格式： | YY-MM-DD-dd |
| 接口： | SPI |
| 電源電壓： | 3 V ~ 6 V |
| 電壓 - 電源，電池： | 2.2 V ~ 6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 16-DIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 16-PDIP |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 1236 (CN2011-ZH PDF) |
18
FN1547.8
October 29, 2007
NOTE: Example of a system in which the power is controlled by an external source. The LINE input pin can sense when the switch opens by use
of the POWER-SENSE INTERRUPT. The CDP68HC68T1 crystal drives the clock input to the CPU using the CLK OUT pin. On power down when
VSYS < VBATT + 1.0V. VBATT will power the CDP68HC68T1. A threshold detect activates a P-Channel switch, connecting VBATT to VDD. VBATT
always supplies power to the oscillator, keeping voltage frequency variation to a minimum.
FIGURE 17. EXTERNALLY CONTROLLED POWER SYSTEM DIAGRAM
A Procedure for Power-Down Operation might consist of the following:
1. Set power sense operation by writing Bit 5 high in the Interrupt Control Register.
2. When an interrupt occurs, the CPU reads the Status Register to determine the interrupt source.
3. Sensing a power failure, the CPU does the necessary housekeeping to prepare for shutdown.
4. The CPU reads the Status Register again after several milliseconds to determine validity of power failure.
5. The CPU sets power-down Bit 6 and disables all interrupts in the Interrupt Control Register when power down is verified.
This causes the CPU reset and clock out to be held low and disconnects the serial interface.
6. When power returns and VSYS rises above VBATT, power-down is terminated. The CPU reset is released and serial
communication is established.
System Diagrams (Continued)
POR
VDD
VSYS
LINE
CDP68HC68T1
CE
CPUR
MISO
MOSI
SCK
VBATT
CLK OUT
INT
VDD
CDP68HC05C8B
PORT (e.g., PCO)
RESET
MISO
MOSI
SCK
OSC 1
IRQ
BRIDGE
GENERATOR
AC
LINE
VDD
CDP68HC68T1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-230-MW | CONVERTER MOD DC/DC 5V 100W |
| VE-22W-MX-B1 | CONVERTER MOD DC/DC 5.5V 75W |
| CDP68HC68T1MZ | IC RTC RAM/SPI SERIAL 20-SOIC |
| ISL12020MIRZ | IC RTC/CALENDAR TEMP SNSR 20-DFN |
| ISL12025IBZ | IC RTC/CALENDAR EEPROM 8-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDP68HC68T1M | 功能描述:實時時鐘 PERIPH SPIAL-TIME- CLK 20W IND RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| CDP68HC68T1M2 | 功能描述:實時時鐘 PERIPH SPIAL-TIME- CLK 16W IND RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| CDP68HC68T1M296 | 功能描述:實時時鐘 PERIPH SPIAL-TIME- CLK 16W INDEL RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| CDP68HC68T1M296S2357 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CDP68HC68T1M2Z | 功能描述:實時時鐘 PERI SPIAL-TIME-CLK RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。