參數(shù)資料
型號(hào): CH7013A-V
廠商: Electronic Theatre Controls, Inc.
英文描述: Digital PC to TV Encoder
中文描述: 數(shù)碼電腦電視編碼器
文件頁數(shù): 40/46頁
文件大小: 249K
代理商: CH7013A-V
CHRONTEL
CH7013A
40
201-0000-041 Rev. 1.0, 6/14/2000
Register Descriptions
(continued)
PLL Control Register
Symbol: PLLC
Address: 20H
Bits: 6
The following PLL and memory controls are available through the PLL control register:
MEM5V
MEM5V is set to 1 when the memory supply is 5 volts. The default value of 0 is used when the
memory supply is 3.3 volts.
PLL5VA
PLL5VA is set to 1 when the phase-locked loop analog supply is 5 volts (default). A value of 0 is
used when the phase-locked loop analog supply is 3.3 volts.
PLL5VD
PLL5VD is set to 1 when the phase-locked loop digital supply is 5 volts. A value of 0 is used when
the phase-locked loop digital supply is 3.3 volts (default).
PLLS
PLLS controls the number of stages used in the PLL. When the PLL5VA is 1 (5V analog PLL
supply) PLLS should be 1, and seven stages are used. When PLL5VA is 0 (3.3V analog PLL
supply) PLLS should be 0, and five stages are used.
PLLCAP
PLLCAP controls the loop filter capacitor of the PLL. A recommended listing of PLLCAP vs.
Mode is shown below
PLLCPI
PLLCHI controls the charge pump current of the PLL. The default value should be used.
Bit:
Symbol:
Type:
Default:
7
6
5
4
3
2
1
0
PLLCPI
PLLCAP
PLLS
PLL5VD
PLL5VA
MEM5V
R/W
R/W
R/W
R/W
R/W
R/W
0
0
1
0
1
0
相關(guān)PDF資料
PDF描述
CHB1143 CHB1143
CHF12545CBF 500 W Power RF Flanged Chip Termination
CHF12545CBF500L 500 W Power RF Flanged Chip Termination
CHF12545CBF500R 500 W Power RF Flanged Chip Termination
CHF190104CBF 800 W Power RF Flanged Chip Termination/Resistor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CH7013B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital PC to TV Encoder
CH7013B-D 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital PC to TV Encoder
CH7013B-DF 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital PC to TV Encoder
CH7013B-DF-TR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital PC to TV Encoder
CH7013B-D-TR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital PC to TV Encoder