
CM6503/4
8-PIN S
INGLE
PFC C
ONTROLLER
W
ITH 50%
PWM
C
LOCK
S
IGNAL
The I
SENSE
Filter is a RC filter. The resistor value of the
I
SENSE
Filter is between 100 ohm and 50 ohm. By selecting
R
FILTER
equal to 50 ohm will keep the offset of the IEAO less
than 5mV. Usually, we design the pole of I
SENSE
Filter at
fpfc/6, one sixth of the PFC switching frequency. Therefore,
the boost inductor can be reduced 6 times without
disturbing the stability. Therefore, the capacitor of the I
SENSE
Filter, C
FILTER
, will be around 283nF.
IAC, R
AC
, Automatic Slope Compensation, DCM at high line
and light load, and Startup current
There are 4 purposes for IAC pin:
1.) For the leading edge modulation, when the duty
cycle is less than 50%, it requires the similar slope
compensation, as the duty cycle of the trailing
edge modulation is greater than 50%. In the
CM6503/4, it is a relatively easy thing to design.
Use an less than 500K ohm resistor, R
AC
to
connect IAC pin and the rectified line voltage. It
will do the automatic slope compensation. If the
input boost inductor is too small, the R
AC
may
need to be reduced more.
2.) During the startup period, Rac also provides the
initial startup current, 100uA;therefore, the bleed
resistor is not needed.
3.) Since IAC pin with R
AC
behaves as a feedforward
signal, it also enhances the signal to noise ratio
and the THD of the input current.
4.) It also will try to keep the maximum input power to
be constant. However, the maximum input power
will still go up when the input line voltage goes up.
Start Up of the system, UVLO, and VREFOK
During the Start-up period, R
AC
resistor will provide the start
up current~100uA from the rectified line voltage to IAC pin.
Inside of CM6503/4 during the start-up period, IAC is
connected to VCC until the VCC reaches UVLO voltage
which is 15V and internal reference voltage is stable, it will
disconnect itself from VCC.
PFC section wakes up after Start up period
After Start up period, PFC section will softly start since
VEAO is zero before the start-up period. Since VEAO is a
slew rate enhanced transconductance amplifier (see figure
3), VEAO has a high impedance output like a current
source and it will slowly charge the compensation net work
which needs to be designed by using the voltage loop gain
equation.
Before PFC boost output reaches its design voltage, it is
around 380V and VFB reaches 2.5V, PWM Clock is low.
PWM clock starts function after PFC reaches steady
state
PWM clock is off all the time before PFC VFB reaches
2.45V.
2002/07/16
Preliminary
Rev. 0.2
Champion Microelectronic Corporation
Page 10
PFC OVP Comparator
PFC OVP Comparator sense VFB pin which is the same the
voltage loop input. The good thing is the compensation
network is connected to VEAO. The PFC OVP function is a
relative fast OVP. It is not like the conventional error amplifier
which is an operational amplifier and it requires a local
feedback and it make the OVP action becomes very slow.
The threshold of the PFC OVP is 2.5V+10% =2.75V with
250mV hysteresis.
Tri-Fault Detect Comparator
To improve power supply reliability, reduce system
component count, and simplify compliance to UL1950 safety
standards, the CM6503/4 includes Tri-Fault Detect. This
feature monitors VFB (Pin 8) for certain PFC fault conditions.
In case of a feedback path failure, the output of the PFC
could go out of safe operating limits. With such a failure, VFB
will go outside of its normal operating area. Should VFB go
too low, too high, or open, Tri-Fault Detect senses the error
and terminates the PFC output drive.
Tri-Fault detect is an entirely internal circuit. It requires no
external components to serve its protective function.
VCC OVP and generate VCC
For the CM6503/4 system, if VCC is generated from a source
that is proportional to the PFC output voltage and once that
source reaches 19.4V, PFCOUT, PFC driver will be off.
The VCC OVP resets once the VCC discharges below
17.9V, PFC output driver is enabled. It serves as redundant
PFC OVP function.
Typically, there is a bootstrap winding off the boost inductor.
The VCC OVP comparator senses when this voltage
exceeds 19.4V, and terminates the PFC output drive. Once
the VCC rail has decreased to below 17.9V the PFC output
drive be enabled. Given that 16V on VCC corresponds to
380V on the PFC output, 19.4V on VCC corresponds to an
OVP level of 460V.
It is a necessary to put RC filter between bootstrap winding
and VCC. For VCC=15V, it is sufficient to drive either a
power MOSFET or a IGBT.
UVLO
The UVLO threshold is 15V providing 5V hysteresis.
PFCOUT and PWM Clock
Both PFCOUT and PWMClock are CMOS drivers. They both
have adaptive anti-shoot through to reduce the switching
loss. Its pull-up is a 30ohm PMOS driver and its pull-down is
a 15ohm NMOS driver. It can source 0.5A and sink 1A if the
VCC is above 15V.