- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17019 > CRD5381 (Cirrus Logic Inc)REFERENCE DESIGN CS5381 AUD ADC PDF資料下載
參數(shù)資料
| 型號： | CRD5381 |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 15/16頁 |
| 文件大小： | 0K |
| 描述： | REFERENCE DESIGN CS5381 AUD ADC |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 2 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 192k |
| 數(shù)據(jù)接口： | 串行 |
| 輸入范圍： | 6.1 Vpp |
| 在以下條件下的電源（標(biāo)準(zhǔn)）： | 360mW @ 5V |
| 工作溫度： | -10°C ~ 70°C |
| 已用 IC / 零件： | CS5381 |
| 已供物品： | 板，CD |
| 產(chǎn)品目錄頁面： | 756 (CN2011-ZH PDF) |
| 相關(guān)產(chǎn)品： | CS5381-KZZR-ND - IC ADC AUD 120DB 192KHZ 24-TSSOP CS5381-KSZR-ND - IC ADC AUD 120DB 192KHZ 24-SOIC 598-1092-5-ND - IC ADC AUD 120DB 192KHZ 24-TSSOP 598-1091-5-ND - IC ADC AUD 120DB 192KHZ 24-SOIC |
| 其它名稱： | 598-1592 |
IDT / ICS 3.3V, 2.5V LVPECL CLOCK GENERATOR
8
ICS843031AG-01 REV. A NOVEMBER 11, 2008
ICS843031-01
FEMTOCLOCKS CRYSTAL-TO-3.3V, 2.5V LVPECL CLOCK GENERATOR
LVCMOS TO XTAL INTERFACE
The XTAL_IN input can accept a single-ended LVCMOS signal
through an AC coupling capacitor. A general interface diagram is
shown in
Figure 3. The XTAL_OUT pin can be left floating. The
input edge rate can be as slow as 10ns. For LVCMOS inputs, it is
recommended that the amplitude be reduced from full swing to
half swing in order to prevent signal interference with the power
rail and to reduce noise. This configuration requires that the output
FIGURE 3. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE
impedance of the driver (Ro) plus the series resistance (Rs) equals
the transmission line impedance. In addition, matched termination
at the crystal input will attenuate the signal in half. This can be
done in one of two ways. First, R1 and R2 in parallel should equal
the transmission line impedance. For most 50
Ω applications, R1
and R2 can be 100
Ω. This can also be accomplished by removing
R1 and making R2 50
Ω.
R2
Zo = 50
VDD
Ro
Zo = Ro + Rs
R1
VDD
XTAL_IN
XTAL_OUT
.1uf
Rs
TERMINATION FOR 3.3V LVPECL OUTPUTS
The clock layout topology shown below is a typical termination
for LVPECL outputs. The two different layouts mentioned are
recommended only as guidelines.
FOUT and nFOUT are low impedance follower outputs that gen-
erate ECL/LVPECL compatible outputs. Therefore, terminating
resistors (DC current path to ground) or current sources must be
used for functionality. These outputs are designed to drive 50
Ω
FIGURE 4B. LVPECL OUTPUT TERMINATION
FIGURE 4A. LVPECL OUTPUT TERMINATION
transmission lines. Matched impedance techniques should be
used to maximize operating frequency and minimize signal dis-
tortion.
Figures 4A and 4B show two different layouts which are
recommended only as guidelines. Other suitable clock layouts
may exist and it would be recommended that the board design-
ers simulate to guarantee compatibility across all printed circuit
and clock component process variations.
V
CC - 2V
50
Ω
50
Ω
RTT
Z
o = 50Ω
Z
o = 50Ω
FOUT
FIN
RTT =
Z
o
1
((V
OH + VOL) / (VCC – 2)) – 2
3.3V
125
Ω
125
Ω
84
Ω
84
Ω
Z
o = 50Ω
Z
o = 50Ω
FOUT
FIN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDB53L21 | BOARD EVAL FOR CS53L21 ADC |
| MLG1005S36NJ | INDUCTOR MULTILAYER 36NH 0402 |
| EBM28DSES-S243 | CONN EDGECARD 56POS .156 EYELET |
| CDB5346 | BOARD EVAL FOR CS5346 |
| CDB5345 | EVALUATION BOARD FOR CS5345 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CRD5463PM | 功能描述:電源管理IC開發(fā)工具 Ref Design for Power Meter/Monitor RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V |
| CRD5463PM-Z | 功能描述:REFERENCE DESIGN FOR POWER METER RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| CRD5490-Z | 功能描述:電源管理IC開發(fā)工具 CS5463 Pwr Meas/Mntr Reference Design RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V |
| CRD5AS-12B | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Reverse Conducting Thyristor Medium Power Use |
| CRD5AS-12B#B00 | 功能描述:SCR 600V 7.8A Sensitive Gate Surface Mount MP-3A 制造商:renesas electronics america 系列:- 包裝:管件 零件狀態(tài):有效 電壓 - 斷態(tài):600V 電壓 - 柵極觸發(fā)（Vgt）（最大值）:800mV 電流 - 柵極觸發(fā)（Igt）（最大值）:100μA 電壓 - 通態(tài)（Vtm）（最大值）:1.8V 電流 - 通態(tài)（It（AV））（最大值）:5A 電流 - 通態(tài)（It（RMS））（最大值）:7.8A 電流 - 保持（Ih）（最大值）:3mA 電流 - 斷態(tài)（最大值）:2mA 電流 - 不重復(fù)浪涌 50，60Hz（Itsm）:90A @ 60Hz SCR 類型:靈敏柵極 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:TO-252-3，DPak（2 引線+接片），SC-63 供應(yīng)商器件封裝:MP-3A 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。