參數(shù)資料
型號(hào): CS18LV20483ZIR55
廠商: Electronic Theatre Controls, Inc.
英文描述: High Speec Super Low Power SRAM
中文描述: 高Speec超低功耗SRAM
文件頁(yè)數(shù): 12/16頁(yè)
文件大?。?/td> 757K
代理商: CS18LV20483ZIR55
High Speed Super Low Power SRAM
256K-Word By 8 Bit
CS18LV20483
NOTES:
1. A write occurs during the overlap(t
WP
) of low /CE1, a high CE2 and low /WE. A write
begins when /CE1 goes low, CE2 going high and /WE goes low. A write ends at the
earliest transition when /CE1 goes high , CE2 goes high an /WE goes high. The t
WP
is
measured from the beginning of the write to the end of write.
2. t
CW
is measured from the /CE1 going low or CE2 going low to end of write.
3. t
AS
is measured from the address valid to the beginning of write.
4. t
WR
is measured from the end or write to the address change. T
WR
applied in case a
write ends as /CE1 or /WE going high or CE2 going low.
ORDER INFORMATION
12
Rev. 1.0
Chiplus reserves the right to change product or specification without notice.
相關(guān)PDF資料
PDF描述
CS18LV20483ZIR70 High Speec Super Low Power SRAM
CS18LV20483ACC-70 JT 18C 18#20 PIN WALL RECP
CS18LV20483ACIR55 JT 22C 22#22D PIN WALL RECP
CS18LV20483ACIR70 JT 22C 22#22D PIN PLUG
CS18LV20483ADI-55 High Speec Super Low Power SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CS18LV20483ZIR70 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High Speec Super Low Power SRAM
CS18LV40963DCR70 制造商:Chiplus Semiconductor 功能描述:512k~8bit 70ns 2.7V to 3.6V 32sTSOP Tray
CS18LV40965CCR55 制造商:Chiplus Semiconductor Corp 功能描述:Bulk
CS18LV40965FCR55 制造商:Chiplus Semiconductor Corp 功能描述:Bulk
CS18M 制造商:CENTRAL 制造商全稱:Central Semiconductor Corp 功能描述:SILICON CONTROLLED RECTIFIER