- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄26509 > CS2300P-DZZR (CIRRUS LOGIC INC) PDF資料下載
參數(shù)資料
| 型號： | CS2300P-DZZR |
| 廠商： | CIRRUS LOGIC INC |
| 元件分類： | PLL合成/DDS/VCOs |
| 中文描述： | PHASE LOCKED LOOP, 30 MHz, PDSO10 |
| 封裝： | 3 MM, LEAD FREE, MO-187, MSOP-10 |
| 文件頁數(shù)： | 10/26頁 |
| 文件大?。?/td> | 434K |
| 代理商： | CS2300P-DZZR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
CS2300-OTP
18
DS844F2
5.8
Clock Output Stability Considerations
5.8.1
Output Switching
The CS2300-OTP is designed such that re-configuration of the clock routing functions do not result in a
partial clock period on any of the active outputs (CLK_OUT and/or AUX_OUT). In particular, enabling or
disabling an output, and the automatic disabling of the output(s) during unlock will not cause a runt or par-
tial clock period.
The following exceptions/limitations exist:
Enabling/disabling AUX_OUT when AuxOutSrc[1:0] = 11 (unlock indicator).
Switching AuxOutSrc[1:0] to or from 01 (CLK_IN) and to or from 11 (unlock indicator)
(Transitions between AuxOutSrc[1:0] = [00,10] will not produce a glitch).
When any of these exceptions occur, a partial clock period on the output may result.
5.8.2
PLL Unlock Conditions
Certain changes to the clock inputs and mode pins can cause the PLL to lose lock which will affect the
presence of a clock signal on CLK_OUT. The following outlines which conditions cause the PLL to go un-
locked:
Any change in the state of the M1 and M0 pins will cause the PLL to temporarily lose lock as the new
setting takes affect.
Changes made to the state of the M2 when the M2Config[2:0] global parameter is set to 011, 100, 101,
or 110 can cause the PLL to temporarily lose lock as the new setting takes affect.
Gradual changes in CLK_IN frequency greater than ±30% from the starting frequency.
Step changes in CLK_IN frequency.
5.9
Required Power Up Sequencing for Programmed Devices
Apply power. All input pins should be held in a static logic hi or lo state until the DC Power Supply spec-
ification in the “Recommended Operating Conditions” table on page 6 are met.
Apply input clock.
For CDK programmed devices, toggle the state of the M0, M1, or both pins at least 3 times to initialize
the device. This must be done after the power supply is stable and before normal operation is expected.
Note:
This operation is not required for factory programmed devices.
After the specified PLL lock time on page 7 has passed, the device will output the desired clock as con-
figured by the M0-M2 pins.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CS3511-CNZR | |
| CS35L00-CNZ | |
| CS4207-DNZR | |
| CS4207-DNZ | |
| CS4207-CNZR | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS2300P-EZZ | 功能描述:IC - GENERAL PURPOSE PLL CRYSTAL 制造商:cirrus logic inc. 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:96 |
| CS2300P-EZZR | 功能描述:IC - GENERAL PURPOSE PLL CRYSTAL 制造商:cirrus logic inc. 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:4,000 |
| CS23030 | 制造商:Philco/Philips 功能描述: |
| CS23-04GO2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Netzthyristoren Phase control thyristors |
| CS23-08GO2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Netzthyristoren Phase control thyristors |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。