- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1909 > CS4271-DZZ (Cirrus Logic Inc)IC CODEC 24BIT 114DB 28-TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | CS4271-DZZ |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 20/29頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CODEC 24BIT 114DB 28-TSSOP |
| 標(biāo)準(zhǔn)包裝： | 50 |
| 類型： | 立體聲音頻 |
| 數(shù)據(jù)接口： | 串行 |
| 分辨率（位）： | 24 b |
| ADC / DAC 數(shù)量： | 2 / 2 |
| 三角積分調(diào)變： | 是 |
| 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db)： | 108 / 114 |
| 電壓 - 電源，模擬： | 4.75 V ~ 5.25 V |
| 電壓 - 電源，數(shù)字： | 3.1 V ~ 5.25 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-TSSOP |
| 包裝： | 管件 |
| 配用： | 598-1003-ND - EVAL BOARD CS4271 STEREO CODEC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
CS4271
DS592F1
27
5.2
Control Port Mode
5.2.1
Recommended Power-Up Sequence - Access to Control Port Mode
1) When using the CS4271 with an external MCLK, hold RST low until the power supply, MCLK, and LRCK are
stable. When using the CS4271 with internally generated MCLK, hold RST low until the power supply is stable.
In this state, the Control Port is reset to its default settings.
2) Bring RST high. The device will remain in a low power state and the control port will be accessible. If internally
generated MCLK is being used, it will appear on the MCLK pin prior to 1 ms from the release of RST.
3) Write 03h to register 07h within 10 ms following the release of RST. This sets the Control Port Enable (CPEN)
and Power Down (PDN) bits, activating the Control Port and placing the part in power-down. When using the
CS4271 with internally generated MCLK, it is necessary to wait 1 ms following the release of RST before initi-
ating this Control Port write.
4) The desired register settings can be loaded while keeping the PDN bit set.
5) Clear the PDN bit to initiate the power-up sequence. This power-up sequence requires approximately 85 S.
5.2.2
Master / Slave Mode Selection
The CS4271 supports operation in either Master Mode or Slave Mode.
In Master Mode, LRCK and SCLK are outputs and are synchronously generated on-chip. LRCK is equal to Fs and
SCLK is equal to 64x Fs.
In Slave Mode, LRCK and SCLK are inputs, requiring external generation that is synchronous to MCLK. It is recom-
mended that SCLK be 64x Fs to maximize system performance.
In Control Port Mode the CS4271 will default to Slave Mode. The user may change this default setting by changing
the status of the M/S bit in the Mode Control 1 register (01h).
5.2.3
System Clocking
The CS4271 will operate at sampling frequencies from 4 kHz to 200 kHz. This range is divided into three speed
modes as shown in Table 6 below.
5.2.3.1
Crystal Applications (XTI/XTO)
An external crystal may be used in conjunction with the CS4271 to generate the MCLK signal. To accomplish this,
a 20 pF fundamental mode parallel resonant crystal must be connected between the XTI and XTO pins as shown in
the Typical Connection Diagram on page 23. This crystal must oscillate at the frequency shown in Table 7. In this
configuration, MCLK is a buffered output and, as shown in the Typical Connection Diagram, nothing other than the
crystal and its load capacitors should be connected to XTI and XTO. The MCLK signal will appear on the MCLK pin
prior to 1 ms from the release of RST.
Table 6. Speed Modes
Mode
Sampling Frequency
Single Speed
4-50 kHz
Double Speed
50-100 kHz
Quad Speed
100-200 kHz
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CS4272-DZZ | IC CODEC 24BIT 114DB 28-TSSOP |
| CS4299-JQZR | IC CODEC AC 97 W/SRC 48-LQFP |
| CS42L51-DNZ | IC CODEC STEREO W/HDPN AMP 32QFN |
| CS42L55-DNZR | IC CODEC STER H-HDPN AMP 36-QFN |
| CS42L73-CWZR | IC CODEC AUDIO TELEPHONY 64WLCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS4271-DZZR | 功能描述:接口—CODEC IC 24Bit 192kHz 114dB Str Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| CS4272 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:24-Bit, 192 kHz Stereo Audio CODEC |
| CS4272-CZZ | 功能描述:接口—CODEC Stereo Audio CODEC 114 dB 192 kHz RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| CS4272-CZZR | 功能描述:接口—CODEC IC 24Bit 192kHz 114dB Str Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| CS4272-DZZ | 功能描述:接口—CODEC Stereo Audio CODEC 114 dB 192 kHz RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。