- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8673 > CS4360-DZZR (Cirrus Logic Inc)IC DAC STER 6CH 102DB 28-TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | CS4360-DZZR |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 18/37頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC STER 6CH 102DB 28-TSSOP |
| 標(biāo)準(zhǔn)包裝： | 4,000 |
| 位數(shù)： | 24 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 6 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 265mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-TSSOP |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 6 電壓，單極 |
| 采樣率（每秒）： | 192k |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
CS4360
DS517F2
25
4.6.3
Discharge Time
To prevent an audio transient at the next power-on, the DC-blocking capacitors must fully discharge be-
fore turning on the power or exiting the power-down state. If full discharge does not occur, a transient will
occur when the audio outputs are initially clamped to GND. The time that the device must remain in the
power-down state is related to the value of the DC-blocking capacitance and the output load. For example,
with a 3.3 F capacitor, the minimum power-down time will be approximately 0.4 seconds.
4.7
Mute Control
The Mute Control pins go high during power-up initialization, reset, muting (see section 6.1.1 and 6.4.1),
or if the MCLK to LRCK ratio is incorrect. These pins are intended to be used as control for external mute
circuits to prevent the clicks and pops that can occur in any single-ended single supply system.
Use of the Mute Control function is not mandatory but recommended for designs requiring the absolute
minimum in extraneous clicks and pops. Also, use of the Mute Control function can enable the system
designer to achieve idle channel noise/signal-to-noise ratios which are only limited by the external mute
circuit. Please see the CDB4360 data sheet for a suggested mute circuit.
4.8
Grounding and Power Supply Arrangements
As with any high-resolution converter, the CS4360 requires careful attention to power supply and ground-
ing arrangements if its potential performance is to be realized. Figure 1 shows the recommended power
arrangements, with VA, VD, VLS and VLC connected to clean supplies. If the ground planes are split be-
tween digital ground and analog ground, the GND pins of the CS4360 should be connected to the analog
ground plane.
All signals, especially clocks, should be kept away from the FILT+ and VQ pins in order to avoid unwanted
coupling into the modulators. The CDB4360 evaluation board demonstrates the optimum layout and pow-
er supply arrangements.
4.8.1
Capacitor Placement
Decoupling capacitors should be placed as close to the DAC as possible, with the low-value ceramic ca-
pacitor being the closest. To further minimize impedance, these capacitors should be located on the same
layer as the DAC. If desired, all supply pins may be connected to the same supply, but a decoupling ca-
pacitor should still be placed on each supply pin and referenced to analog ground.
4.8.2
Power Supply Sections
Each power supply pin provides power to specific sections of the CS4360. The logic voltage level for each
section must adhere to the corresponding power supply voltage setting. For example: If VLC = 1.8 V; VLS
= 3.3 V; VD = VA = 5 V; then the logic level for all mode configuration inputs must equal 1.8 V.
4.9
Control Port Interface
The control port is used to load all the internal register settings (see section 6). The operation of the control
port may be completely asynchronous with the audio sample rate. However, to avoid potential interfer-
ence problems, the control port pins should remain static if no operation is required.
The control port operates in one of two modes: IC or SPI.
Notes: MCLK must be applied during all IC communication.
Pin #s
Description
Power Supply Reference
2, 3, 4, 5, 6, 7
Serial Audio Interface Inputs
VLS
10, 11, 12, 13, 15
Mode Configuration Inputs
VLC
Table 7. Power Supply Control Sections
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V150A12H500B2 | CONVERTER MOD DC/DC 12V 500W |
| LTC1660CGN | IC D/A CONV 10BIT OCTAL 16-SSOP |
| LTC1450LCG | IC D/A CONV 12BIT R-R PAR 24SSOP |
| V375A36H500BG3 | CONVERTER MOD DC/DC 36V 500W |
| LTC2607CDE#TRPBF | IC DAC 16BIT R-R I2C 12-DFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS4360-KS | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS4360-KZ | 制造商:Rochester Electronics LLC 功能描述: 制造商:Cirrus Logic 功能描述:Digital Analog Converter, Hex, 24 Bit, 28 Pin, TSSOP |
| CS4360-KZZ | 功能描述:數(shù)模轉(zhuǎn)換器- DAC IC 102dB 24Bit 192kHz 6 ch DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| CS4360-KZZR | 功能描述:數(shù)模轉(zhuǎn)換器- DAC IC 102dB 24Bit 192kHz 6ch DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| CS4361 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:20-Pin, 24-Bit, 192 kHz, 6-Channel D/A Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。