- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄26509 > CS495314-CVZR (CIRRUS LOGIC INC) PDF資料下載
參數(shù)資料
| 型號(hào)： | CS495314-CVZR |
| 廠商： | CIRRUS LOGIC INC |
| 元件分類： | 顏色信號(hào)轉(zhuǎn)換 |
| 中文描述： | COLOR SIGNAL DECODER, PQFP128 |
| 封裝： | LEAD FREE, LQFP-128 |
| 文件頁數(shù)： | 16/35頁 |
| 文件大?。?/td> | 295K |
| 代理商： | CS495314-CVZR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
CS4953xx Data Sheet
32-bit Audio Decoder DSP Family
DS705PP8
23
5.17 Switching Characteristics — Digital Audio Output Port
Figure 13. Digital Audio Port Output Timing Master Mode
Parameter
Symbol
Min
Max
Unit
DAO_MCLK period
Tdaomclk
40
—
ns
DAO_MCLK duty cycle
—45
55
%
DAO_SCLK period for Master or Slave mode1
1. Master mode timing specifications are characterized, not production tested.
Tdaosclk
40
—
ns
DAO_SCLK duty cycle for Master or Slave mode1
—40
60
%
Master Mode (Output A1 Mode)1,2
2. Master mode is defined as the CS4953xx driving both DAO_SCLK and DAO_LRCLK. When MCLK is an input, it is
divided to produce DAO_SCLK, DAO_LRCLK.
DAO_SCLK delay from DAO_MCLK rising edge,
DAO_MCLK as an input
tdaomsck
—19
ns
DAO_SCLK delay from DAO_LRCLK transition3
tdaomlrts
—8
ns
DAO_LRCLK delay from DAO_SCLK transition3
3. This timing parameter is defined from the non-active edge of DAO_SCLK. The active edge of DAO_SCLK is the
point at which the data is valid.
tdaomstlr
—8
ns
DAO1_DATA[3..0], DAO2_DATA[1..0]
delay from DAO_SCLK transition3
tdaomdv
—10
ns
Slave Mode (Output A0 Mode)4
4. Slave mode is defined as DAO_SCLK, DAO_LRCLK driven by an external source.
DAO_SCLK active edge to DAO_LRCLK transition
tdaosstlr
10
—
ns
DAO_LRCLK transition to DAO_SCLK active edge
tdaoslrts
10
—
ns
DAO_Dx delay from DAO_SCLK inactive edge
tdaosdv
—11
ns
DAO_MCLK
DAO_SCLK
DAO_LRCLK
DAOn_DATAn
tdaomlclk
tdaomsck
tdaomdv
tdaomlrts
DAO_MCLK
DAO_SCLK
DAO_LRCLK
DAOn_DATAn
tdaomclk
tdaomsck
tdaomstlr
Note: In these diagrams, Falling edge is the inactive edge of DAO_SCLK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CS495314-DVZ | |
| CS495314-DVZR | |
| CS495304-CVZ | |
| CS495304-CVZR | |
| CS5346-DQZR | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS495314-DVZ | 功能描述:音頻 DSP IC Multi-Channel Audio DSP Decoder RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| CS495314-DVZR | 功能描述:音頻 DSP IC Multi-Channel Audio DSP Decoder RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| CS4953-CL | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:NTSC/PAL Digital Video Encoder |
| CS4953-CQ | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:NTSC/PAL Digital Video Encoder |
| CS4953XX | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:32-bit Audio Decoder DSP Family with Dual DSP Engine Technology |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。