- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374166 > CS5126 (ZF Electronics Corporation) High Performance, Integrated Current Mode PWM Controllers PDF資料下載
參數(shù)資料
| 型號(hào)： | CS5126 |
| 廠商： | ZF Electronics Corporation |
| 英文描述： | High Performance, Integrated Current Mode PWM Controllers |
| 中文描述： | 高性能，集成電流模式PWM控制器 |
| 文件頁數(shù)： | 6/10頁 |
| 文件大?。?/td> | 172K |
| 代理商： | CS5126 |
C
6
Theory of Operation: continued
Application Information
Under Voltage Lockout (UVLO)
The UVLO pin is tied to typically the midpoint of a resis-
tive divider between V
IN
and GROUND. During a start up
sequence, this pin must be above 2.6V in order for the IC to
begin normal operation. If the IC is running and this pin is
pulled below 1.8V, F2 shuts down the output driver and
discharges the Soft Start capacitor in order to insure proper
start-up. If the UVLO pin is pulled high again before the
Soft Start capacitor discharges, the IC will complete the
Soft Start discharge and, if no other faults are present, will
immediately restart the power supply. If the UVLO pin
stays low, then it will enter either the low current sleep
mode or the UVLO state depending on the level of the
UVLO pin.
Thermal Shutdown
If the IC junction temperature exceeds approximately
150°C the thermal shutdown circuit sets F2, which shuts
down the output driver and discharges the Soft Start
capacitor. If no other faults are present the IC will initiate
Soft Start when the IC junction temperature has been
reduced by 25°C.
V
REF(OK)
V
REF(OK)
is an internal monitor that insures the internal
regulator is running before any switching occurs. This
function does not trip the fault comparator like the other
fault functions. To insure that Soft Start will occur at low
line conditions the UVLO divider should be set up so that
the V
CC
UVLO comparator turns on before the LINE
UVLO comparator.
Second Threshold Comparator
Since the maximum dynamic range of the I
SENSE
signal in
normal operation is 195mV (335mV for the CS5126), any
voltage exceeding this threshold on the I
SENSE
pin is con-
sidered a fault and the PWM cycle is terminated. The 2nd
I
COMP
compares the I
SENSE
signal with a 275mV (525mV
for the CS5126) threshold. If the I
SENSE
voltage exceeds the
second threshold, F2 is set, the driver turns off, and the
soft-start capacitor discharges. After the Soft Start capacitor
has discharged to less than 0.275V Soft Start will begin. If
the fault condition has been removed the supply will oper-
ate normally. If the fault remains the supply will operate in
hiccup mode until the fault condition is removed.
V
FB
Comparator
The V
FB
comparator detects when the output voltage is too
high. When the regulated output voltage is too high, the
feedback loop will drive V
FB
low. If V
FB
is less than 0.49V
the output of the V
FB
comparator will go high and shut the
output driver off.
Oscillator
The internally trimmed, 400kHz (CS5124) or 200kHz
(CS5126) provides the slope compensation ramp as well as
the pulse for enabling the output driver.
PWM Comparator and Slope Compensation
The CS5124/6 provides a fixed internal slope compensa-
tion ramp that is subtracted from the feedback signal. The
pwm comparator compares peak primary current to a por-
tion of the difference of the feedback voltage and slope
compensation ramp. The 170mV/μs (85mV/μs for the
CS5126) slope compensation ramp is subtracted from the
voltage feedback signal internally. The difference signal is
then divided by ten (five for the CS5126) before the PWM
comparator to provide high noise rejection with a low volt-
age across the current sense network. (The effective ramp
is 21mV/μs for the CS5124, and 18mV/μs for the CS5126).
A 60mV (125mV for the CS5126) nominal offset on the pos-
itive input to the PWM comparator allows for operation
with the I
SENSE
pin at, or even slightly below Gnd.
A 4.3k
pull-up resistor internally connected to a 5V nomi-
nal reference provides the bias current to for an opto-cou-
pler connection to the V
FB
pin.
UVLO and Thermal Shutdown Interaction
The UVLO pin and thermal shutdown circuit share the
same internal comparator. During high temperature opera-
tion (T
J
>100°C) the UVLO pin will interact with the ther-
mal shutdown circuit. This interaction increases the turn-
on threshold (and hysteresis) of the UVLO circuit. If the
UVLO pin shuts down the IC during high temperature
operation, higher hysteresis (see hysteresis specification)
might be required to enable the IC.
BIAS Pin (CS5124 Only)
The bias pin can be used to control V
CC
as shown in the
main application diagram. In order to provide adequate
phase margin for the bias control loop, the pole created by
the series pass transistor and the V
CC
bypass capacitor
should be kept above 10kHz. The frequency of this pole
can be calculated by Formula (1).
Pole
Frequency =
(1)
Transconductance of pass Transistor
2
×
π
×
C
V(CC)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CS5124XDR8 | High Performance, Integrated Current Mode PWM Controllers |
| CS5126XDR8 | High Performance, Integrated Current Mode PWM Controllers |
| CS5124XD8 | High Performance, Integrated Current Mode PWM Controllers |
| CS5127GDW16 | Dual Output Nonsynchronous Buck Controller with Sync Function and Second Channel Enable |
| CS5127GDWR16 | Dual Output Nonsynchronous Buck Controller with Sync Function and Second Channel Enable |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS5126-KL | 制造商:Rochester Electronics LLC 功能描述: 制造商:Cirrus Logic 功能描述: |
| CS5126-KLZ | 制造商:Rochester Electronics LLC 功能描述: 制造商:Cirrus Logic 功能描述: |
| CS5126-KP | 制造商:Rochester Electronics LLC 功能描述:2-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, - Bulk |
| CS5126XDR8 | 功能描述:IC REG CTRLR FLYBK ISO PWM 8SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標(biāo)準(zhǔn)包裝:4,000 系列:- PWM 型:電壓模式 輸出數(shù):1 頻率 - 最大:1.5MHz 占空比:66.7% 電源電壓:4.75 V ~ 5.25 V 降壓:是 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-40°C ~ 85°C 封裝/外殼:40-VFQFN 裸露焊盤 包裝:帶卷 (TR) |
| CS-5127 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dual Output Non-Synchronous Buck Controller with Sync Function and Secon |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。