- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378938 > CS61577 (Cirrus Logic, Inc.) T1/E1 Line Interface(T1/E1線接口) PDF資料下載
參數(shù)資料
| 型號： | CS61577 |
| 廠商： | Cirrus Logic, Inc. |
| 英文描述： | T1/E1 Line Interface(T1/E1線接口) |
| 中文描述： | T1/E1線路接口（個T1/E1線接口） |
| 文件頁數(shù)： | 13/44頁 |
| 文件大?。?/td> | 632K |
| 代理商： | CS61577 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
Loss of Signal
The receiver will indicate loss of signal after
power-up, reset or upon receiving 175 consecu-
tive zeros. A digital counter counts received
zeros, based on RCLK cycles. A zero is received
when the RTIP and RRING inputs are below the
input comparator slicing threshold level estab-
lished by the peak detector. After the signal is
removed for a period of time the data slicing
threshold level decays to approximately
300 mV
peak
.
The receiver reports loss of signal by setting the
Loss of Signal pin, LOS, high. If the serial inter-
face is used, the LOS bit will be set and an
interrupt will be issued on INT (unless disabled).
LOS will return low (asserting the INT pin again
in Host Mode) upon receipt of 3 ones in 32 bit
periods with no more than 15 consecutive zeros.
Note that in the Host Mode, LOS is simultane-
ously available from both the register and pin 12.
RPOS/RNEG or RDATA are forced low during
LOS unless the jitter attenuator is disabled. (See
"Jitter Attenuator" section)
If ACLKI is present during the LOS state, ACLKI
is switched into the input of the jitter attenuator,
resulting in RCLK matching the frequency of
ACLKI. The jitter attenuator buffers any instanta-
neous changes in phase between the last
recovered clock and the ACLKI reference clock.
This means that RCLK will smoothly transition
to the new frequency. If ACLKI is not present,
then the crystal oscillator of the jitter attenuator is
forced to its center frequency. Table 6 shows the
status of RCLK upon LOS.
Jitter Attenuator
The jitter attenuator reduces wander and jitter in
the recovered clock signal. It consists of a 32-bit
FIFO, a crystal oscillator, a set of load capacitors
for the crystal, and control logic. The jitter attenu-
ator exceeds the jitter attenuation requirements of
Publications 43802 and REC. G.742.
The jitter attenuator works in the following man-
ner. The recovered clock and data are input to the
FIFO with the recovered clock controlling the
FIFO’s write pointer. The crystal oscillator con-
trols the FIFO’s read pointer which reads data out
of the FIFO and presents it at RPOS and RNEG
(or RDATA). The update rate of the read pointer
is analogous to RCLK. By changing the load ca-
pacitance that the IC presents to the crystal, the
oscillation frequency is adjusted to the average
frequency of the recovered signal. Logic deter-
mines the phase relationship between the read and
write pointers and decides how to adjust the load
capacitance of the crystal. Thus the jitter attenu-
ator behaves as a first-order phase lock loop. Jitter
is absorbed in the FIFO according to the jitter
transfer characteristic shown in Figure 12.
Crystal
present
No
Yes
ACLKI
present
Yes
No
Source of RCLK
ACLKI
Centered Crystal
ACLKI via the
Jitter Attenuator
Yes
Yes
Table 6. RCLK Status at LOS
MODE
(pin 5)
CLKE
(pin 28)
DATA
CLOCK
Clock Edge for
Valid Data
LOW
(<0.2V)
X
RPOS
RNEG
RCLK
RCLK
Rising
Rising
HIGH
(>(V+) - 0.2V)
LOW
RPOS
RNEG
SDO
RCLK
RCLK
SCLK
Rising
Rising
Falling
HIGH
(>(V+) - 0.2V)
HIGH
RPOS
RNEG
SDO
RCLK
RCLK
SCLK
Falling
Falling
Rising
MIDDLE
(2.5V)
X
RDATA
RCLK
Falling
X = Don’t Care
Table 5. Data Output/Clock Relationship
CS61577
DS155PP2
13
相關PDF資料 |
PDF描述 |
|---|---|
| CS8 | Phase Control Thyristors |
| CS8-08IO2 | Phase Control Thyristors |
| CS8-12IO2 | Phase Control Thyristors |
| CSC4213 | CSC4213 |
| CSD-343Y | NUMERIC/ALPHANUMBERIC DISPLAY GENERAL INFORMATION |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CS61577_09 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:T1/E1 Line Interface |
| CS61577-IL1 | 功能描述:網(wǎng)絡控制器與處理器 IC IC T1/E1 Low PWR Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| CS61577-IL1R | 功能描述:網(wǎng)絡控制器與處理器 IC IC T1/E1 Low PWR Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| CS61577-IL1Z | 功能描述:網(wǎng)絡控制器與處理器 IC IC T1/E1 Low Power Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| CS61577-IL1ZR | 功能描述:網(wǎng)絡控制器與處理器 IC IC T1/E1 Low PWR Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。