- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11567 > CS82C59A-12 (Intersil)IC CTRL INTERRUPT 12.5MHZ 28PLCC PDF資料下載
參數(shù)資料
| 型號： | CS82C59A-12 |
| 廠商： | Intersil |
| 文件頁數(shù)： | 8/22頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CTRL INTERRUPT 12.5MHZ 28PLCC |
| 標準包裝： | 444 |
| 控制器類型： | CMOS 優(yōu)先中斷控制器 |
| 接口： | 系統(tǒng)總線 |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 電流 - 電源： | 1mA |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-LCC（J 形引線） |
| 供應商設備封裝： | 28-PLCC（11.51x11.51） |
| 包裝： | 管件 |
16
FN2784.5
March 17, 2006
The Special Fully Nested Mode
This mode will be used in the case of a big system where
cascading is used, and the priority has to be conserved
within each slave. In this case the special fully nested mode
will be programmed to the master (using lCW4). This mode
is similar to the normal nested mode with the following
exceptions:
a. When an interrupt request from a certain slave is in ser-
vice, this slave is not locked out from the master’s priority
logic and further interrupt requests from higher priority
IRs within the slave will be recognized by the master and
will initiate interrupts to the processor. (In the normal
nested mode a slave is masked out when its request is in
service and no higher requests from the same slave can
be serviced.
b. When exiting the Interrupt Service routine the software
has to check whether the interrupt serviced was the only
one from that slave. This is done by sending a non-spe-
cific End of Interrupt (EOI) command to the slave and
then reading its In-Service register and checking for zero.
If it is empty, a non-specified EOI can be sent to the mas-
ter, too. If not, no EOI should be sent.
Buffered Mode
When the 82C59A is used in a large system where bus
driving buffers are required on the data bus and the
cascading mode is used, there exists the problem of
enabling buffers
The buffered mode will structure the 82C59A to send an
enable signal on SP/EN to enable the buffers. In this mode,
whenever the 82C59A’s data bus outputs are enabled, the
SP/EN output becomes active.
This modification forces the use of software programming to
determine whether the 82C59A is a master or a slave. Bit 3
in ICW4 programs the buffered mode, and bit 2 in lCW4
determines whether it is a master or a slave.
Cascade Mode
The 82C59A can be easily interconnected in a system of one
master with up to eight slaves to handle up to 64 priority
levels.
The master controls the slaves through the 3 line cascade
bus (CAS2 - 0). The cascade bus acts like chip selects to the
slaves during the INTA sequence.
In a cascade configuration, the slave interrupt outputs (INT)
are connected to the master interrupt request inputs. When a
slave request line is activated and afterwards acknowledged,
the master will enable the corresponding slave to release the
device routine address during bytes 2 and 3 of INTA. (Byte 2
only for 80C86/88/286).
The cascade bus lines are normally low and will contain the
slave address code from the leading edge of the first INTA
pulse to the trailing edge of the last INTA pulse. Each
82C59A in the system must follow a separate initialization
sequence and can be programmed to work in a different
mode. An EOI command must be issued twice: once for the
master and once for the corresponding slave. Chip select
decoding is required to activate each 82C59A.
NOTE: Auto EOI is supported in the slave mode for the 82C59A.
The cascade lines of the Master 82C59A are activated only
for slave inputs, non-slave inputs leave the cascade line
inactive (low). Therefore, it is necessary to use a slave
address of 0 (zero) only after all other addresses are used.
FIGURE 11. CASCADING THE 82C59A
CS
82C59A
SLAVE A
CAS 0
CAS 1
CAS 2
INT
A0 D7 - D0 INTA
SP
/EN 75
6
4 3 210
GND
75
6
4 3 210
CS
82C59A
SLAVE B
CAS 0
CAS 1
CAS 2
INT
A0 D7 - D0 INTA
SP
/EN 75
6
432 10
GND
75
6
432 10
CS
MASTER 82C59A
CAS 0
CAS 1
CAS 2
INT
A0 D7 - D0 INTA
SP
/EN 75
6
4 3210
VCC
75 42 1 0
3
6
INT REQ
DATA BUS (8)
CONTROL BUS
ADDRESS BUS (16)
INTERRUPT REQUESTS
82C59A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CP82C59A-12 | IC INTERFACE 5V 12.5MHZ 28-DIP |
| PIC18F23K20-E/ML | IC PIC MCU FLASH 4KX16 28-QFN |
| IS82C59AZ | IC CTRLR INTERRUPT 8MHZ 28-PLCC |
| CS82C59A96 | IC CTRL INTERRUPT 12.5MHZ 28PLCC |
| CS82C59A-12Z96 | IC CTRL INTERRUPT 12.5MHZ 28PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS82C59A-1296 | 功能描述:IC CTRL INTERRUPT 12.5MHZ 28PLCC RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| CS82C59A-12Z | 功能描述:接口 - 專用 W/ANNEAL PERIPH INT CNTRLR 5V 12 5MHZ RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:BGA-59 |
| CS82C59A-12Z96 | 功能描述:接口 - 專用 W/ANNEAL PERIPH INT CNTRLR 5V 12 5MHZ RoHS:否 制造商:Texas Instruments 產(chǎn)品類型:1080p60 Image Sensor Receiver 工作電源電壓:1.8 V 電源電流:89 mA 最大功率耗散: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:BGA-59 |
| CS82C59A-5 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS82C59A-5S2064 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。