FN2784.5 March 17, 2006 The difficulty here is that if an Interrupt Request is acknowledged and an End of Interrupt command did not reset its I" />
參數(shù)資料
型號(hào)： CS82C59AZ96
廠商： Intersil
文件頁(yè)數(shù)： 6/22頁(yè)
文件大小： 0K
描述： IC INTERRUPT CTRLR 8MHZ 28PLCC
標(biāo)準(zhǔn)包裝： 1
控制器類型： CMOS 優(yōu)先中斷控制器
接口： 系統(tǒng)總線
電源電壓： 4.5 V ~ 5.5 V
電流 - 電源： 1mA
工作溫度： 0°C ~ 70°C
安裝類型： 表面貼裝
封裝/外殼： 28-LCC（J 形引線）
供應(yīng)商設(shè)備封裝： 28-PLCC（11.51x11.51）
包裝： 標(biāo)準(zhǔn)包裝
產(chǎn)品目錄頁(yè)面： 1242 (CN2011-ZH PDF)
其它名稱： CS82C59AZ96DKR
14
FN2784.5
March 17, 2006
The difficulty here is that if an Interrupt Request is
acknowledged and an End of Interrupt command did not
reset its IS bit (i.e., while executing a service routine), the
82C59A would have inhibited all lower priority requests with
no easy way for the routine to enable them.
That is where the Special Mask Mode comes in. In the
Special Mask Mode, when a mask bit is set in OCW1, it
inhibits further interrupts at that level and enables interrupts
from all other levels (lower as well as higher) that are not
masked.
Thus, any interrupts may be selectively enabled by loading
the mask register.
The Special Mask Mode is set by OCW3 where: ESMM = 1,
SMM = 1, and cleared where ESMM = 1, SMM = 0.
Poll Command
In this mode, the INT output is not used or the
microprocessor internal Interrupt Enable flip flop is reset,
disabling its interrupt input. Service to devices is achieved by
software using a Poll command.
The Poll command is issued by setting P = 1 in OCW3. The
82C59A treats the next RD pulse to the 82C59A (i.e., RD =
0, CS = 0) as an interrupt acknowledge, sets the appropriate
IS bit if there is a request, and reads the priority level.
Interrupt is frozen from WR to RD.
The word enabled onto the data bus during RD is:
W0 - W2: Binary code of the highest priority level request-
ing service.
I:
Equal to a “1” if there is an interrupt.
This mode is useful if there is a routine command common to
several levels so that the INTA sequence is not needed
(saves ROM space). Another application is to use the poll
mode to expand the number of priority levels to more than 64.
D7
D6
D5
D4
D3
D2
D1
D0
I
----
W2
W1
W0
EDGE
SENSE
LATCH
LTIM BIT
0 = EDGE
1 = LEVEL
VCC
IR
8080/85
MODE
80C86/
88/286
MODE
INTA
FREEZE
INTA
FREEZE
READ
IRR
WRITE
MASK
READ IMR
READ ISR
MASTER CLEAR
MASK LATCH
REQUEST
LATCH
IN - SERVICE
LATCH
NON-
MASKED
REQ
CLR
Q
SET
TO OTHER PRIORITY CELLS
PRIORITY
RESOLVER
CONTROL
LOGIC
SET ISR
CLR ISR
ISR BIT
Q
D
C
CLR
Q
D
CQ
CLR
SET
Q
NOTES:
1. Master clear active only during ICW1.
2. FREEZE is active during INTA and poll sequence only.
3. Truth Table for D-latch.
C
D
Q
Operation
1D1
D1
Follow
0X
Qn-1
Hold
82C59A
相關(guān)PDF資料
PDF描述
PIC12CE519-04I/P IC MCU OTP 1KX12 W/EE 8DIP
PIC16LF1827-E/P MCU 8BIT 7KB FLASH 18PDIP
PIC16F676-E/ST IC MCU FLASH 1KX14 W/AD 14TSSOP
PIC16LF1829T-I/SO MCU PIC 14KB FLASH 20-SOIC
PIC16F1829T-I/SO MCU PIC 14K FLASH 1K RAM 20SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CS82C82 制造商:Rochester Electronics LLC 功能描述:- Bulk
CS82C83H 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Latching Inverting Bus Driver
CS82C83H DIE 制造商:Harris Corporation 功能描述:
CS82C84A 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 PERIPH CLK GENERATOR 5V 25MHZ 20PLCC COM RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
CS82C84A96 制造商:Rochester Electronics LLC 功能描述:- Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*