- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378984 > CXD2311AR (Sony Corporation) 10-Bit 20MSPS Video A/D Converter(10位、20MSPS、視頻A/D轉(zhuǎn)換器) PDF資料下載
參數(shù)資料
| 型號： | CXD2311AR |
| 廠商： | Sony Corporation |
| 英文描述： | 10-Bit 20MSPS Video A/D Converter(10位、20MSPS、視頻A/D轉(zhuǎn)換器) |
| 中文描述： | 10位20MSPS視頻A / D轉(zhuǎn)換器（10位，20MSPS，視頻的A / D轉(zhuǎn)換器） |
| 文件頁數(shù)： | 11/17頁 |
| 文件大小： | 211K |
| 代理商： | CXD2311AR |
–
11
–
CXD2311AR
1. Calibration Function
In order to achieve superior linearity, the CXD2311AR has a built-in calibration circuit. In order to eliminate the
necessity for the externally input calibration pulse required by the earlier CXD2311R, a startup calibration
function and an auto calibration pulse generation function have been newly added to the CXD2311AR. Fig. 1
shows a block diagram of the calibration pulse generation circuit.
AV
DD
OUT
14 bit
Counter
24 bit
Counter
CLR
CLR
CO
CO
CLR
SEL
CAL
D Q
16
1
CLK
AV
DD
AV
SS
VRT
VRB
RESET
CE
Sence
Amp 1
Sence
Amp 2
Fig. 1. Calibration Pulse Generation Circuit
(1) Startup Calibration Function
Over 600 calibration pulses are needed to complete the initial calibration process when the power is first
supplied to the IC. The startup calibration function automatically generates these pulses internally and
completes the initial calibration process.
The following five conditions must be satisfied to initiate the
startup calibration function.
a)
The voltage between AV
DD
and AV
SS
is approximately
2.5V or more.
The voltage between VRT and VRB is approximately 1V
or more.
The RESET pin (Pin 15) must is high.
The CE pin (Pin 24) must is low.
Condition b is met after condition a.
b)
c)
d)
e)
Once all five of these conditions have been met, the calibration
pulses are generated. The pulses are generated by counting 16
main clock cycles on a 14-bit counter and closing the gate when
the carry-out occurs. Therefore, the time required for startup
calibration after the above five conditions have been met is
determined by the following formula:
Startup calibration time = main clock cycle
×
16
×
16,384
For example, if the main clock frequency is 14.3MHz, the time required for startup calibration is 18ms.
When RESET = High and CE = Low
AV
DD
VRT
VRB
1V
[V]
5
2.5
0
[ t ]
Sence Amp 1
Sence Amp 2
CLR
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXD2312 | 9-bit 20MSPS Video A/D Converter |
| CXD2314R | 9-bit 20MSPS Video A/D Converter |
| CXD2400R | Timing Controller For CCD Camera Systems Which Use the ICX044/045,ICX054/055 Black-And-White CCD Image Sensors(CCD照相系統(tǒng)定時控制器(照相系統(tǒng)應(yīng)用ICX044/045,ICX054/055作為黑白CCD圖象傳感器)) |
| CXD2400 | Timing Controller for CCD cameras |
| CXD2401R | Electronic Iris Control IC(電子式光圈控制芯片) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXD2312 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:9-bit 20MSPS Video A/D Converter |
| CXD2312R | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:9-bit 20MSPS Video A/D Converter |
| CXD2314R | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:9-bit 20MSPS Video A/D Converter |
| CXD2315Q | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:10-bit 80MSPS 1ch D/A Converter (Ultra-low Glitch Version) |
| CXD2400 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Timing Controller for CCD cameras |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。