參數(shù)資料
型號(hào)： CXD2453Q
廠商： Sony Corporation
英文描述： Timing Generator for LCD Panels
中文描述： 時(shí)序發(fā)生器的液晶面板
文件頁(yè)數(shù)： 11/21頁(yè)
文件大小： 997K
代理商： CXD2453Q
– 11 –
CXD2453Q
The following provides a detailed description of each setting.
(a) Setting of PLL counter frequency division ratio
This is used to set the frequency division ratio of the 1/N frequency divider (PLL counter) for phase
comparison. The value of (total number of dots of 1 horizontal period N) – 1 is set with PLP10 (MSB) through
PLP0 (LSB). The frequency division ratio can be set up to 2048. Only even numbers can be set for the value of
N. When it is necessary to set an odd number, use an external frequency divider. In this case, set the value of
the frequency division ratio of the PLL counter to N-2.
The default value is 10100111111 (N = 1344).
(b) Setting of screen horizontal position
The horizontal display start position is set with HP7 (MSB) through HP0 (LSB). This setting enables the phase
relationships of pulses HST, HCK1/2, ENB, PCG, PRG and CLP1/2 as well as the changing positions of
VCK/FRP relative to HSYNC to change in an interlocked manner. Settings can be made in 1 dot units. Refer to
the Timing Chart for the relationship between the set value and each pulse position.
The default value is 01000100.
(c) Setting of screen vertical position
The vertical display start position is set with VP7 (MSB) through VP0 (LSB). This setting enables the phase
relationships of signals VST, VCK and FRP to change relative to VSYNC in an interlocked manner. Settings
can be made in 1 line units. Refer to the Timing Chart for the relationship between the set value and each
signal.
The default value is 00100011. 00000000 and 11111111 are not used.
(d) S/H control of CXA2112R
This is used to set the sample-and-hold position for the CXA2112R (sample-and-hold driver). INV setting data
is output directly from the INV (Pin 60). Setting data of SHP3 (MSB) through SHP0 (LSB) is reflected as shown
below in the SHPA through SHPD (Pins 56 to 59). Refer to the specifications of the CXA2112R for details.
Setting data
Output
Output
SHP3 to SHP0
Setting data
SHP3 to SHP0
SHPA
SHPB
SHPC
SHPD
SHPA
SHPB
SHPC
SHPD
0000
0001
0010
0011
0100
0101
0110
0111
L
H
Z
Z
L
H
Z
Z
L
H
L
H
L
H
L
H
L
L
L
L
H
H
H
H
L
L
L
L
H
H
H
H
L
H
Z
Z
L
H
Z
Z
L
H
L
H
L
H
L
H
Z
Z
Z
Z
Z
Z
Z
Z
L
L
L
L
H
H
H
H
1000
1001
1010
1011
1100
1101
1110
1111
Note)
Z: High impedance state
相關(guān)PDF資料
PDF描述
CXD2457R Timing Generator for Progressive Scan CCD Image Sensor
CXD2460R Timing Generator for Progressive Scan CCD Image Sensor
CXD2464R Timing Generator for LCD Panels
CXD2467AQ Digital Signal Driver/Timing Generator
CXD2467Q Digital Signal Driver/Timing Generator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CXD2457R 制造商:SONY 制造商全稱(chēng):Sony Corporation 功能描述:Timing Generator for Progressive Scan CCD Image Sensor
CXD2458 制造商:SONY 制造商全稱(chēng):Sony Corporation 功能描述:Timing Generator for Color LCD Panels
CXD2458AR 制造商:SONY 制造商全稱(chēng):Sony Corporation 功能描述:Timing Generator for Color LCD Panels
CXD2460R 制造商:SONY 制造商全稱(chēng):Sony Corporation 功能描述:Timing Generator for Progressive Scan CCD Image Sensor
CXD2463 制造商:SONY 制造商全稱(chēng):Sony Corporation 功能描述:Timing Controller for CCD Camera
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*