
– 29 –
CXD2467Q
(h) VCRV: VCK pulse polarity inversion position setting
The VCK and FRP pulse polarity inversion position within one horizontal period is set in VCRV11 (MSB) to
VCRV0 (LSB). The reference is the same as that for the horizontal drive pulse setting above. Also, the least
significant bit is ignored, so setting is in 2-dot units. The initial value is 086h.
(i) VP: Picture vertical position setting
The picture vertical position is set in VP10 (MSB) to VP0 (LSB). Changing this setting causes the phase
relationships of the VST (Pin 136), VCK and FRP pulses relative to VSYNC to change in an interlocked
manner. Settings can be made in 1-line units. The initial value is 020h.
(j) HB, VB1 and VB2: LCD panel control signal settings
These set the LCD panel control signals. The data set in HB, VB1 and VB2 is output from the HB (Pin 134),
VB1 (Pin 132) and VB2 (Pin 131) output pins, respectively. Also, when either VB1 or VB2 is set to 0h, the BLK
pulse is output. The methods of using these signals differ according to the LCD panel, and some LCD panels
may not even have input pins supporting these signals. See the specifications of the used LCD panel for
details. The initial values are HB = 1h, VB1 = 1h and VB2 = 1h.
(k) HSCN and VSCN: LCD panel scan direction settings
These set the horizontal and vertical scan directions of the LCD panel. The HSCN setting data is output from
RGT (Pin 151), and the VSCN setting data from DWN (Pin 135). Also, changing the HSCN setting reverses the
HCK1 and HCK2 phases. See the specifications of the used LCD panel for a detailed description of the scan
direction. The initial values are HSCN = 1h and VSCN = 0h.
(l) SLFR: FRP pulse inversion cycle setting
This sets the inversion cycle of the polarity inversion pulse (FRP pulse) used for AC driving of LCD panels. The
polarity is inverted at 1-line cycles when set to 0h, and at 1-field cycles when set to 1h. The initial value is 0h
(1-line inversion).
(m) SHP0, SHP1, SHP2, SHP3 and INV: CXA2112R sample-and-hold control
These control the sample-and-hold position of the CXA2112R (sample-and-hold driver). The SHP0, SHP1,
SHP2 and SHP3 setting data is reflected to SHA, SHB, SHC and SHD (Pins 157 to 160) as shown below.
Also, the INV setting data is output directly from the INV (Pin 161) output pin. See the specifications of the
CXA2112R for a detailed description of control methods. The initial values are SHP0 = 0h, SHP1 = 0h, SHP2 =
0h, SHP3 = 0h and INV = 0h.
Setting
SHP3 to SHP0
Output
Setting
Output
SHPA
SHPB
SHPC
SHPD
0000
0001
0010
0011
0100
0101
0110
0111
L
H
Z
Z
L
H
Z
Z
L
H
L
H
L
H
L
H
L
L
L
L
H
H
H
H
L
L
L
L
H
H
H
H
SHP3 to SHP0
SHPA
SHPB
SHPC
SHPD
1000
1001
1010
1011
1100
1101
1110
1111
L
H
Z
Z
L
H
Z
Z
L
H
L
H
L
H
L
H
Z
Z
Z
Z
Z
Z
Z
Z
L
L
L
L
H
H
H
H
Z: High impedance state