
–
5
–
CXD3422GA
Pin
No.
E8
E9
F1
F2
F3
F7
F8
F9
G1
G2
G3
G7
G8
G9
H1
H2
H3
H7
H8
H9
J1
J2
J3
J7
J8
J9
K1
K2
K3
K7
K8
K9
L1
L2
Symbol
AV
DD2
AV
DD1
DV
SS2
DV
SS3
DV
DD2
PBLKI
XSHDI
XSHPI
ADCLKI
CLPOBI
CLPDMI
PBLK
XSHD
XSHP
ADCLK
CLPOB
CLPDM
TEST1
V
DD4
V
DD3
CKI
CKO
V
SS4
V
SS3
H1
H2
OSCO
MCKO
V
DD5
V
DD2
RG
V
SS2
OSCI
SSI1
I/O
—
—
—
—
—
I
I
I
I
I
I
O
O
O
O
O
O
I
—
—
I
O
—
—
O
O
O
O
—
—
O
—
I
I
Description
CCD signal processor block analog power supply.
CCD signal processor block analog power supply.
CCD signal processor block digital GND.
CCD signal processor block digital GND.
CCD signal processor block digital power supply.
Pulse input for horizontal and vertical blanking period pulse cleaning.
(Schmitt trigger)
CCD data level sample-and-hold pulse input. (Schmitt trigger)
CCD precharge level sample-and-hold pulse input. (Schmitt trigger)
Clock input for analog/digital conversion. (Schmitt trigger)
CCD optical black signal clamp pulse input. (Schmitt trigger)
CCD dummy signal clamp pulse input. (Schmitt trigger)
Pulse output for horizontal and vertical blanking period pulse cleaning.
CCD data level sample-and-hold pulse output.
CCD precharge level sample-and-hold pulse output.
Clock output for analog/digital conversion.
Logical phase adjustment possible using the serial interface data.
CCD optical black signal clamp pulse output.
Horizontal and vertical OB pattern charge possible using the serial interface data.
CCD dummy signal clamp pulse output.
Timing generator block test input 1.
Normally fix to GND. (With pull-down resistor)
Timing generator block digital power supply. (Power supply for CDS block)
Timing generator block digital power supply. (Power supply for H1/H2)
Inverter input.
Inverter output.
Timing generator block digital GND.
Timing generator block digital GND.
CCD horizontal register clock output.
CCD horizontal register clock output.
Inverter output for oscillation. When not used, leave open or connect a capacitor.
System clock output for signal processor IC.
Timing generator block digital power supply. (Power supply for common logic block)
Timing generator block digital power supply. (Power supply for RG)
CCD reset gate pulse output.
Timing generator block digital GND.
Inverter input for oscillation. When not used, fix to low.
Timing generator block serial interface data input. Schmitt trigger input.