參數(shù)資料
型號(hào)： CY37128P100-100AI
廠(chǎng)商： CYPRESS SEMICONDUCTOR CORP
元件分類(lèi)： PLD
英文描述： 5V, 3.3V, ISR⑩ High-Performance CPLDs
中文描述： EE PLD, 12 ns, PQFP100
封裝： PLASTIC, TQFP-100
文件頁(yè)數(shù)： 5/62頁(yè)
文件大?。?/td> 1782K
代理商： CY37128P100-100AI
Ultra37000 CPLD Family
Document #: 38-03007 Rev. *C
Page 5 of 62
The buried macrocell also supports input register capability.
The buried macrocell can be configured to act as an input
register (D-type or latch) whose input comes from the I/O pin
associated with the neighboring macrocell. The output of all
buried macrocells is sent directly to the PIM regardless of its
configuration.
I/O Macrocell
Figure 2
illustrates the architecture of the I/O macrocell. The
I/O macrocell supports the same functions as the buried
macrocell with the addition of I/O capability. At the output of the
macrocell, a polarity control mux is available to select active
LOW or active HIGH signals. This has the added advantage
of allowing significant logic reduction to occur in many appli-
cations.
The Ultra37000 macrocell features a feedback path to the PIM
separate from the I/O pin input path. This means that if the
macrocell is buried (fed back internally only), the associated
I/O pin can still be used as an input.
Bus Hold Capabilities on all I/Os
Bus-hold, which is an improved version of the popular internal
pull-up resistor, is a weak latch connected to the pin that does
not degrade the device’s performance. As a latch, bus-hold
maintains the last state of a pin when the pin is placed in a
high-impedance state, thus reducing system noise in bus-
interface applications. Bus-hold additionally allows unused
device pins to remain unconnected on the board, which is
particularly useful during prototyping as designers can route
new signals to the device without cutting trace connections to
V
CC
or GND. For more information, see the application note
“Understanding Bus-Hold — A Feature of Cypress CPLDs.”
Programmable Slew Rate Control
Each output has a programmable configuration bit, which sets
the output slew rate to fast or slow. For designs concerned with
meeting FCC emissions standards the slow edge provides for
lower system noise. For designs requiring very high perfor-
mance the fast edge rate provides maximum system perfor-
mance.
相關(guān)PDF資料
PDF描述
CY37128P100-100AXC 5V, 3.3V, ISRTM High-Performance CPLDs
CY37128P100-100AXI 5V, 3.3V, ISRTM High-Performance CPLDs
CY37128P100-125AC 5V, 3.3V, ISR⑩ High-Performance CPLDs
CY37128P100-125AI 5V, 3.3V, ISR⑩ High-Performance CPLDs
CY37128P100-125AXC 5V, 3.3V, ISRTM High-Performance CPLDs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY37128P100-100AXC 功能描述:CPLD - 復(fù)雜可編程邏輯器件 128 Macrocell 5V COM RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類(lèi)型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
CY37128P100-100AXI 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:5V, 3.3V, ISRTM High-Performance CPLDs
CY37128P100-125AC 制造商:Cypress Semiconductor 功能描述:CPLD Ultra37000 Family 3.8K Gates 128 Macro Cells 125MHz CMOS Technology 5V 100-Pin TQFP 制造商:Cypress Semiconductor 功能描述:CPLD Ultra37000 Family 3.8K Gates 128 Macro Cells 125MHz 5V 100-Pin TQFP
CY37128P100-125AI 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:5V, 3.3V, ISRTM High-Performance CPLDs
CY37128P100-125AXC 功能描述:CPLD - 復(fù)雜可編程邏輯器件 128 Macrocell 5V COM RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類(lèi)型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*