參數(shù)資料
型號: CY38050V208-125NC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: PLD
英文描述: LOADABLE PLD, 10 ns, PQFP208
封裝: PLASTIC, QFP-208
文件頁數(shù): 4/45頁
文件大小: 720K
代理商: CY38050V208-125NC
Quantum38K ISR
CPLD Family
Document #: 38-03043 Rev. *G
Page 12 of 45
Development Software Support
Warp
Warp is a state-of-the-art design environment for designing
with Cypress programmable logic. Warp utilizes a subset of
IEEE 1076/1164 VHDL and IEEE 1364 as the Hardware
Description Language (HDL) for design entry. Warp accepts
VHDL or Verilog input, synthesizes and optimizes the entered
design, and outputs a configuration bitstream for the desired
Quantum38K device. For simulation, Warp provides a
graphical waveform simulator as well as VHDL and Verilog
Timing Models.
VHDL and Verilog are open, powerful, non-proprietary
Hardware Description Languages (HDLs) that are standards
for behavioral design entry and simulation. HDL allows
designers to learn a single language that is useful for all facets
of the design process.
Figure 9. JTAG Interface
Instruction Register
Boundary Scan
idcode
Usercode
ISR Prog.
Bypass Reg.
Data Registers
JTAG
TAP
CONTROLLER
TDO
TDI
TMS
TCLK
相關(guān)PDF資料
PDF描述
CY38050V208-125NI LOADABLE PLD, 10 ns, PQFP208
CY38050V256-125BBC LOADABLE PLD, 10 ns, PBGA256
CY38050V256-125BBI LOADABLE PLD, 10 ns, PBGA256
CY38050V484-125BBC LOADABLE PLD, 10 ns, PBGA484
CY38050V484-125BBI LOADABLE PLD, 10 ns, PBGA484
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY38050V208-125NTC 制造商:Cypress Semiconductor 功能描述:CPLD QUANTUM38K 72K GATES 768 MCRCLLS COMM 0.18UM 2.5V/3.3V - Bulk
CY38050V208-125NTI 制造商:Cypress Semiconductor 功能描述:CPLD QUANTUM38K 72K GATES 768 MCRCLLS IND 0.18UM 2.5V/3.3V 2 - Bulk
CY38050V208-83NTC 制造商:Cypress Semiconductor 功能描述:CPLD QUANTUM38K 72K GATES 768 MCRCLLS COMM 0.18UM 2.5V/3.3V - Bulk
CY38050V208-83NTI 制造商:Cypress Semiconductor 功能描述:CPLD QUANTUM38K 72K GATES 768 MCRCLLS IND 0.18UM 2.5V/3.3V 2 - Bulk
CY38100V208-125NTI 制造商:Cypress Semiconductor 功能描述:CPLD QUANTUM38K 144K GATES 1536 MCRCLLS IND 0.18UM 2.5V/3.3V - Bulk