參數(shù)資料
型號(hào): CY39030Z256-222MBC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: PLD
英文描述: LOADABLE PLD, 7 ns, PBGA256
封裝: 17 X 17 MM, 1.60 MM HEIGHT, 1 MM PITCH, TFBGA-256
文件頁(yè)數(shù): 22/57頁(yè)
文件大?。?/td> 1166K
代理商: CY39030Z256-222MBC
PRELIMINARY
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. **
Page 29 of 57
Switching Waveforms (continued)
Clock to Clock
INPUT REGISTER
CLOCK
MACROCELL
REGISTER CLOCK
tSCS
tICS
Delta39K-4
PT Clock to PT Clock
DATA
PT CLOCK
tSCS2PT
tMCSPT
Delta39K-5
INPUT
Asynchronous Reset/Preset
INPUT
tPRO
REGISTERED
OUTPUT
CLOCK
tPRR
tPRW
Delta39K-6
RESET/PRESET
Output Enable/Disable
GLOBAL CONTROL
tER
OUTPUTS
tEA
Delta39K-7
INPUT
相關(guān)PDF資料
PDF描述
CY39050V208-222NTC LOADABLE PLD, 7 ns, PQFP208
CY39050V256-222BBC LOADABLE PLD, 7 ns, PBGA256
CY39050V388-222MGC LOADABLE PLD, 7 ns, PBGA388
CY39050V484-222MBC LOADABLE PLD, 7 ns, PBGA484
CY39050Z208-222NC LOADABLE PLD, 7 ns, PQFP208
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY39030Z388-125BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39030Z388-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39030Z484-125BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39030Z484-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39030Z676-125BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities