參數(shù)資料
型號： CY39050V208-233NTXC
廠商： CYPRESS SEMICONDUCTOR CORP
元件分類： PLD
英文描述： LOADABLE PLD, 7.2 ns, PQFP208
封裝： 28 X 28 MM, 0.50 MM PITCH, LEAD FREE, PLASTIC, EQFP-208
文件頁數(shù)： 6/86頁
文件大?。?/td> 2802K
代理商： CY39050V208-233NTXC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *I
Page 14 of 86
IEEE 1149.1-compliant JTAG Operation
The Delta39K family has an IEEE 1149.1 JTAG interface for
both Boundary Scan and ISR operations.
Four dedicated pins are reserved on each device for use by
the Test Access Port (TAP).
Boundary Scan
The Delta39K family supports Bypass, Sample/Preload,
Extest, Intest, Idcode and Usercode boundary scan instruc-
tions. The JTAG interface is shown in Figure 11.
In-System Reprogramming (ISR)
In-System Reprogramming is the combination of the capability
to program or reprogram a device on-board, and the ability to
support design changes without changing the system timing
or device pinout. This combination means design changes
during debug or field upgrades do not cause board respins.
The Delta39K family implements ISR by providing a JTAG
compliant interface for on-board programming, robust routing
resources for pinout flexibility, and a simple timing model for
consistent system performance.
Configuration
Each device of the Delta39K family is available in a volatile and
a Self-Boot package. Cypress’s CPLD boot EEPROM is used
to store configuration data for the volatile solution and an
embedded on-chip FLASH memory device is used for the Self-
Boot solution.
For volatile Delta39K packages, programming is defined as
the loading of a user’s design into the external CPLD boot
EEPROM. For Self-Boot Delta39K packages, programming is
defined as the loading of a user’s design into the on-chip
FLASH internal to the Delta39K package. Configuration is
defined as the loading of a user’s design into the Delta39K die.
Channel
RAM
4
GCLK[3:0]
LB 0
PIM
RAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
RAM
Channel
RAM
4
LB 0
PIM
Cluster
RAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
Cluster
RAM
Channel
RAM
4
LB 0
PIM
Cluster
RAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
Cluster
RAM
Channel
RAM
4
LB 0
PIM
8 Kb
SRAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
8 Kb
SRAM
Channel
RAM
4
GCLK[3:0]
LB 0
PIM
Cluster
RAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
Cluster
RAM
4
LB 0
PIM
RAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
Cluster
RAM
4
LB 0
PIM
Cluster
RAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
Cluster
RAM
Channel
RAM
4
LB 0
PIM
Cluster
RAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
Cluster
RAM
Channel
RAM
4
GCLK[3:0]
LB 0
PIM
Cluster
RAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
Cluster
RAM
Channel
RAM
4
LB 0
PIM
Cluster
RAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
Cluster
RAM
Channel
RAM
4
LB 0
PIM
Cluster
RAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
Cluster
RAM
Channel
RAM
4
LB 0
PIM
Cluster
RAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
Cluster
RAM
Channel
RAM
Channel
RAM
Cluster
tMCS
tPD
tSCS
tMCCO
tSCS2
Figure 10. Timing Model for 39K100 Device
相關(guān)PDF資料
PDF描述
CY39050V208-83NTXC LOADABLE PLD, 15 ns, PQFP208
CY39050V208-83NTXI LOADABLE PLD, 15 ns, PQFP208
CY39200V208-181NTXC LOADABLE PLD, 8.5 ns, PQFP208
CY39200V208-83NTXC LOADABLE PLD, 15 ns, PQFP208
CY54FCT2240ATLM FCT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, CQCC20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY39050V208-83NTXC 功能描述:IC CPLD 50K GATE 208BQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD（復(fù)雜可編程邏輯器件） 系列:Delta 39K™ ISR™ 標(biāo)準(zhǔn)包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時(shí)間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP（28x28） 包裝:托盤
CY39050V208-83NTXI 功能描述:IC CPLD 50K GATE 208BQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD（復(fù)雜可編程邏輯器件） 系列:Delta 39K™ ISR™ 標(biāo)準(zhǔn)包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時(shí)間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP（28x28） 包裝:托盤
CY39050V484-125BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39050V484-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39050Z208-125BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*