參數(shù)資料
型號: CY39050V208-83NTXI
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: PLD
英文描述: LOADABLE PLD, 15 ns, PQFP208
封裝: 28 X 28 MM, 0.50 MM PITCH, LEAD FREE, PLASTIC, EQFP-208
文件頁數(shù): 22/86頁
文件大?。?/td> 2802K
代理商: CY39050V208-83NTXI
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *I
Page 29 of 86
Cluster Memory Output Register Timing (Synchronous Inputs)
Channel Memory DP Asynchronous Timing
Switching Waveforms (continued)
ADDRESS
tCLMDV2
WRITE
ENABLE
GLOBAL CLOCK
(OUTPUT REGISTER)
REGISTERED
OUTPUT
(INPUT REGISTER)
GLOBAL CLOCK
tCLMCYC2
tCLMS
tCLMH
INPUT
WRITE
tCHMPWE
tCHMSA
tCHMHA
tCHMAA
tCHMHD
ADDRESS
DATA
OUTPUT
tCHMAA
An-1
An
An+1
An+2
Dn
Dn–1
Dn
Dn+1
tCHMSD
ENABLE
INPUT
相關(guān)PDF資料
PDF描述
CY39200V208-181NTXC LOADABLE PLD, 8.5 ns, PQFP208
CY39200V208-83NTXC LOADABLE PLD, 15 ns, PQFP208
CY54FCT2240ATLM FCT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, CQCC20
CY54FCT257TDMB FCT SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, CDIP16
CY62126DV30L-55ZSE 64K X 16 STANDARD SRAM, 55 ns, PDSO44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY39050V484-125BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39050V484-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39050Z208-125BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39050Z208-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39050Z208-125BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities