參數(shù)資料
型號： CY39050V484-222MBC
廠商： CYPRESS SEMICONDUCTOR CORP
元件分類： PLD
英文描述： LOADABLE PLD, 7 ns, PBGA484
封裝： 23 X 23 MM, 1.60 MM HEIGHT, 1 MM PITCH, TFBGA-484
文件頁數(shù)： 5/57頁
文件大小： 1166K
代理商： CY39050V484-222MBC
PRELIMINARY
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. **
Page 13 of 57
Timing Model
One important feature of the Delta39K family is the simplicity
of its timing. All combinatorial and registered/synchronous de-
lays are worst case and system performance is static (as
shown in the AC specs section) as long as data is routed
through the same horizontal and vertical channels. Figure 10
illustrates the true timing model for the 200-MHz devices. For
synchronous clocking of macrocells, a delay is incurred from
macrocell clock to macrocell clock of separate Logic Blocks
within the same cluster, as well as separate Logic Blocks with-
in different clusters. This is respectively shown as tSCS and
tSCS2 in Figure 10. For combinatorial paths, any input to any
output (from corner to corner on the device), incurs a worst-
case delay in the 39K100 regardless of the amount of logic or
which horizontal and vertical channels are used. This is the tPD
shown in Figure 10. For synchronous systems, the input set-
up time to the output macrocell register and the clock to output
time are shown as the parameters tMCS and tMCCO shown in
the Figure 10. These measurements are for any output and
synchronous clock, regardless of the logic placement.
The Delta39K features:
no dedicated vs. I/O pin delays
no penalty for using 0–16 product terms
no added delay for steering product terms
no added delay for sharing product terms
no output bypass delays
The simple timing model of the Delta39K family eliminates un-
expected performance penalties.
Figure 10. Timing Model for 39K100 Device
Channel
RAM
4
GCLK[3:0]
LB 0
PIM
RAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
RAM
Channel
RAM
4
LB 0
PIM
Cluster
RAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
Cluster
RAM
Channel
RAM
4
LB 0
PIM
Cluster
RAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
Cluster
RAM
Channel
RAM
4
LB 0
PIM
8 Kb
SRAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
8 Kb
SRAM
Channel
RAM
4
GCLK[3:0]
LB 0
PIM
Cluster
RAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
Cluster
RAM
4
LB 0
PIM
RAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
Cluster
RAM
4
LB 0
PIM
Cluster
RAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
Cluster
RAM
Channel
RAM
4
LB 0
PIM
Cluster
RAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
Cluster
RAM
Channel
RAM
4
GCLK[3:0]
LB 0
PIM
Cluster
RAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
Cluster
RAM
Channel
RAM
4
LB 0
PIM
Cluster
RAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
Cluster
RAM
Channel
RAM
4
LB 0
PIM
Cluster
RAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
Cluster
RAM
Channel
RAM
4
LB 0
PIM
Cluster
RAM
LB 5
LB 4
LB 6
LB 7
LB 2
LB 3
LB 1
Cluster
RAM
Channel
RAM
Channel
RAM
Cluster
tMCS
tPD
tSCS
tMCCO
tSCS2
相關(guān)PDF資料
PDF描述
CY39050Z208-222NC LOADABLE PLD, 7 ns, PQFP208
CY39050Z256-222BBC LOADABLE PLD, 7 ns, PBGA256
CY39050Z388-222MGC LOADABLE PLD, 7 ns, PBGA388
CY39050Z484-222MBC LOADABLE PLD, 7 ns, PBGA484
CY39200V208-167NTC LOADABLE PLD, 8.5 ns, PQFP208
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY39050Z208-125BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39050Z208-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39050Z208-125BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39050Z208-125BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39050Z388-125BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*