- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄170346 > CY39200Z388-167MGC (CYPRESS SEMICONDUCTOR CORP) LOADABLE PLD, 8.5 ns, PBGA388 PDF資料下載
參數(shù)資料
| 型號(hào)： | CY39200Z388-167MGC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | PLD |
| 英文描述： | LOADABLE PLD, 8.5 ns, PBGA388 |
| 封裝： | BGA-388 |
| 文件頁數(shù)： | 4/57頁 |
| 文件大?。?/td> | 1166K |
| 代理商： | CY39200Z388-167MGC |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
PRELIMINARY
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. **
Page 12 of 57
Table 4 describes the valid phase shift options that can be used
with or without an external feedback.
Table 5 is an example of the effect of all the available divide
and phase shift options on a VCO output of 250 MHz. It also
shows the effect of division on the duty cycle of the resultant
clock. Note that the duty cycle is 50-50 when a VCO output is
divided by an even number. Also note that the phase shift ap-
plies to the VCO output and not to the divided output.
The Spread Aware PLL operates as specified for Delta39KV
devices (2.5V/3.3V), but not Delta39KZ devices (1.8V). For
more details on the architecture and operation of this PLL
please refer to the application note entitled “Delta39K PLL and
Clock Tree.”
Table 3. PLL Multiply and Divide Options—with External Feedback
Input (GCLK) Frequency
fPLLI (MHz)
Valid Multiply Options
Valid Divide Options
Value
VCO Output
Frequency (MHz)
Value
Output (INTCLK) Frequency
fPLLO (MHz)
Off-chip Clock
Frequency
50–66
1
100–133
1
100–133
50–66
66–100
1
133–200
1
133–200
66–100
100–133
1
200–266
1
200–266
100–133
Table 4. PLL Phase Shift Options—
with and without External Feedback
Without External Feedback
With External
Feedback
0°,45°, 90°, 135°, 180°, 225°, 270°, 315°
0°
Table 5. Timing of Clock Phases for all Divide Options for a VCO Output Frequency of 250 MHz
Divide
Factor
Period
(ns)
Duty
Cy-
cle%
0°
(ns)
45°
(ns)
90°
(ns)
135°
(ns)
180°
(ns)
225°
(ns)
270°
(ns)
315°
(ns)
1
4
40-60
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
2
8
50
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
3
12
33-67
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4
16
50
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
5
20
40-60
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
6
24
50
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
8
32
50
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
16
64
50
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY39200Z484-167BBC | LOADABLE PLD, 8.5 ns, PBGA484 |
| CY39200Z676-167MBC | LOADABLE PLD, 8.5 ns, PBGA676 |
| CY39100V388B-125MGXC | LOADABLE PLD, 10 ns, PBGA388 |
| CY39100V388B-83MGXC | LOADABLE PLD, 15 ns, PBGA388 |
| CY39200V208-125NTXC | LOADABLE PLD, 10 ns, PQFP208 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY39200Z388-233MGC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
| CY39200Z388-233MGI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
| CY39200Z484-125BBC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
| CY39200Z484-125BBI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
| CY39200Z676-125BBC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。