- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378482 > CY54FCT543T (Cypress Semiconductor Corp.) 8-Bit Latched Registered Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | CY54FCT543T |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 8-Bit Latched Registered Transceiver |
| 中文描述： | 8位鎖存注冊(cè)收發(fā)器 |
| 文件頁(yè)數(shù)： | 4/8頁(yè) |
| 文件大小： | 140K |
| 代理商： | CY54FCT543T |
CY54/74FCT543T
4
Power Supply Characteristics
Parameter
I
CC
I
CC
Description
Test Conditions
Typ.
[7]
0.1
0.5
Max.
0.2
2.0
Unit
mA
mA
Quiescent Power Supply Current
Quiescent Power Supply Current
(TTL inputs)
Dynamic Power Supply Current
[11]
V
CC
=Max., One Input Toggling,
V
CC
=Max., V
IN
≤
0.2V, V
IN
≥
V
CC
–0.2V
V
CC
=Max., V
IN
=3.4V,
[10]
f
1
=0, Outputs Open
I
CCD
50% Duty Cycle, Outputs Open,
CEAB and OEAB=LOW, CEBA=HIGH,
V
IN
≤
0.2V or V
IN
≥
V
CC
–0.2V
V
CC
=Max., f
0
=10 MHz,
50% Duty Cycle, Outputs Open,
One Bit Toggling at f
1
=5 MHz,
CEAB and OEAB=LOW,CEBA=HIGH,
f
0
=LEAB = 10 MHz,
V
IN
≤
0.2V or V
IN
≥
V
CC
–0.2V
V
CC
=Max., f
0
=10 MHz,
50% Duty Cycle, Outputs Open,
One Bit Toggling at f
1
=5 MHz,
CEAB and OEAB=LOW, CEBA=HIGH,
f
0
=LEAB = 10 MHz, V
IN
=3.4V or V
IN
=GND
V
CC
=Max., f
0
=10 MHz,
50% Duty Cycle, Outputs Open,
Eight Bits Toggling at f
1
=5 MHz,
CEAB and OEAB=LOW, CEBA=HIGH,
f
0
=LEAB = 10 MHz,
V
IN
≤
0.2V or V
IN
≥
V
CC
–0.2V
V
CC
=Max., f
0
=10 MHz,
50% Duty Cycle, Outputs Open,
Eight Bits Toggling at f
1
=5 MHz,
CEAB and OEAB=LOW, CEBA=HIGH,
f
0
=LEAB = 10 MHz, V
IN
=3.4V or V
IN
=GND
0.06
0.12
mA/MHz
I
C
Total Power Supply Current
[12]
0.7
1.4
mA
1.2
3.4
mA
2.8
5.6
[13]
mA
5.1
14.6
[13]
mA
Notes:
10. Per TTL driven input (V
=3.4V); all other inputs at V
or GND.
11.
This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
12. I
C
= I
QUIESCENT
+ I
INPUTS
+ I
I
C
= I
D
N
(f
/2 + f
N
)
I
CC
= Quiescent Current with CMOS input levels
I
CC
= Power Supply Current for a TTL HIGH input (V
IN
=3.4V)
D
H
= Duty Cycle for TTL inputs HIGH
N
T
= Number of TTL inputs at D
I
CCD
= Dynamic Current caused by an input transition pair (HLH or LHL)
f
0
= Clock frequency for registered devices, otherwise zero
f
1
= Input signal frequency
N
= Number of inputs changing at f
All currents are in milliamps and all frequencies are in megahertz.
13. Values for these conditions are examples of the I
CC
formula. These limits are guaranteed but not tested.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY62127DV30L-70BVI | Replacement domes; Style: Replacement lens/domes; Color: Red/Yellow/Green/Blue; Diameter: 82; Applicable Model: PES / PEW; Material: Acrylic |
| CY62127DV18L-55ZI | 1M (64K x 16) Static RAM |
| CY62127DV18LL-55BVI | 1M (64K x 16) Static RAM |
| CY62127DV18LL-55ZI | 1M (64K x 16) Static RAM |
| CY62127DV30 | 1 Mb (64K x 16) Static RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY54FCT543TDMB | 制造商:Texas Instruments 功能描述:Bus XCVR Single 8-CH 3-ST 24-Pin CDIP Tube |
| CY54FCT543TLM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single 8-bit Bus Transceiver |
| CY54FCT543TLMB | 制造商:Texas Instruments 功能描述:Bus XCVR Single 8-CH 3-ST 28-Pin LCCC Tube |
| CY54FCT543TQSOP | 制造商:TI 制造商全稱:Texas Instruments 功能描述:8-Bit Latched Registered Transceiver |
| CY54FCT543TSOIC | 制造商:TI 制造商全稱:Texas Instruments 功能描述:8-Bit Latched Registered Transceiver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。