- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄295375 > CY7C007A-15JI x8 Dual-Port SRAM PDF資料下載
參數(shù)資料
| 型號： | CY7C007A-15JI |
| 英文描述： | x8 Dual-Port SRAM |
| 中文描述： | x8雙端口SRAM |
| 文件頁數(shù)： | 18/20頁 |
| 文件大小： | 301K |
| 代理商： | CY7C007A-15JI |
CY7C138AV/144AV/006AV
CY7C139AV/145AV/016AV
CY7C007AV/017AV
Document #: 38-06051 Rev. *A
Page 7 of 20
Switching Characteristics Over the Operating Range[15]
Parameter
Description
CY7C138AV/144AV/006AV
CY7C139AV/145AV/016AV
CY7C007AV/017AV
Unit
-20
-25
Min.
Max.
Min.
Max.
READ CYCLE
tRC
Read Cycle Time
20
25
ns
tAA
Address to Data Valid
20
25
ns
tOHA
Output Hold From Address Change
3
ns
tACE
[16]
CE LOW to Data Valid
20
25
ns
tDOE
OE LOW to Data Valid
12
13
ns
tLZOE
[17, 18, 19]
OE Low to Low Z
3
ns
tHZOE
[17, 18, 19]
OE HIGH to High Z
12
15
ns
tLZCE
[17, 18, 19]
CE LOW to Low Z
3
ns
tHZCE
[17, 18, 19]
CE HIGH to High Z
12
15
ns
tPU
[19]
CE LOW to Power-Up
0
ns
tPD
[19]
CE HIGH to Power-Down
20
25
ns
WRITE CYCLE
tWC
Write Cycle Time
20
25
ns
tSCE
[16]
CE LOW to Write End
16
20
ns
tAW
Address Valid to Write End
16
20
ns
tHA
Address Hold From Write End
0
ns
tSA
[16]
Address Set-Up to Write Start
0
ns
tPWE
Write Pulse Width
16
20
ns
tSD
Data Set-Up to Write End
12
15
ns
tHD
Data Hold From Write End
0
ns
tHZWE
[18, 19]
R/W LOW to High Z
12
15
ns
tLZWE
[18, 19]
R/W HIGH to Low Z
3
ns
tWDD
[20]
Write Pulse to Data Delay
40
50
ns
tDDD
[20]
Write Data Valid to Read Data Valid
30
35
ns
BUSY TIMING[21]
tBLA
BUSY LOW from Address Match
20
ns
tBHA
BUSY HIGH from Address Mismatch
20
ns
tBLC
BUSY LOW from CE LOW
20
ns
tBHC
BUSY HIGH from CE HIGH
16
17
ns
tPS
Port Set-Up for Priority
5
ns
Note:
15. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified
IOI/IOH and 30-pF load capacitance.
16. To access RAM, CE=L, SEM=H. To access semaphore, CE=H and SEM=L. Either condition must be valid for the entire tSCE time.
17. At any given temperature and voltage condition for any given device, tHZCE is less than tLZCE and tHZOE is less than tLZOE.
18. Test conditions used are Load 3.
19. This parameter is guaranteed but not tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing
with Busy waveform.
20. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.
21. Test conditions used are Load 2.
相關PDF資料 |
PDF描述 |
|---|---|
| CY7C008V | Memory |
| CY7C009V | Memory |
| CY7C016A-15IC | x9 Dual-Port SRAM |
| CY7C0251-15AC | x18 Dual-Port SRAM |
| CY7C0251-25AC | SRAM|8KX18|CMOS|QFP|100PIN|PLASTIC |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C007A-20AC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:32K/16K x8, 32K/16K x9 Dual-Port Static RAM |
| CY7C007A-20JC | 功能描述:IC SRAM 256KBIT 20NS 68PLCC RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:96 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:16M（2M x 8，1M x 16） 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應商設備封裝:48-TSOP 包裝:托盤 |
| CY7C007A-20JXC | 功能描述:靜態(tài)隨機存取存儲器 5V 32Kx8 COM Async Dual Port 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C007AV | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM |
| CY7C007AV-20JC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。